Quality Control jobs in Malaysia
Senior Chip Layout Engineer
Reeracoen Recruitment
Injection Molding Engineer: Design, Optimize & Improve Molds
Michael Page
Discover more opportunities than anywhere else. Find more jobs nowPython & DevOps Software Engineer (Enterprise Automation & AI)
SEEK
Operational Excellence Expert
Körber Pharma Packaging AG
Connect with headhunters to apply for similar jobsSpecialist/ Engineer - Plant Engineering (Plating)
AT & S Austria Technologie & Systemtechnik Aktiengesellschaft
Specialist/ Engineer - Plant Engineering (Litho)
AT & S Austria Technologie & Systemtechnik Aktiengesellschaft
Chemical Lab Technician
AT & S Austria Technologie & Systemtechnik Aktiengesellschaft
Backend Quality Engineer - PCB & Semiconductors
AT & S Austria Technologie & Systemtechnik Aktiengesellschaft
Key Account Manager, Dermatological Skincare
Galderma
Strategic Automotive Parts Procurement Lead
CARSOME
Senior Chip Layout Engineer
Job summary
A leading recruitment agency in Malaysia is seeking a layout engineer to participate in floor planning and routing for semiconductor projects. The role involves layout verification, optimization, and collaboration with design teams. Candidates should have experience with analog devices and knowledge of various process technologies. This position is vital for ensuring high-performance circuits meet chip level standards.
Responsibilities
- Participate in sub-blocks and module-blocks floor planning and routing from scratch.
- Perform layout blocks verification with sign-off in area.
- Good hands-on experience in analog layout device matching techniques.
- Co-work with architect, design lead, designers, layout lead and layout engineers.
- Responsible for layout optimization and post layout extraction.
- Specific technical expertise in a broad range of process technologies.
- Proactively look for continuous improvement opportunities in the layout flow methodologies.
- Participate in sub-blocks and module-blocks floor planning and routing from scratch.
- Perform layout blocks verification with sign-off in area (such as DRC, LVS, ANT, ERC & PERC) and troubleshooting the results.
- Good hands-on experience in analog layout device matching techniques, high speed shielding and validation, as well to have acquired broader knowledge in handling high voltage devices.
- Co-work with architect, design lead, designers, layout lead and layout engineers to achieve modules/full chip integration, place and route, chip level verification and tape-out.
- Responsible for layout optimization, post layout extraction and parasitic analysis by ensuring analog and mixed signals circuits meet chip level tape-out, sign-off at desired area, performance, and power.
- Specific technical expertise is desired in a broad range of process technologies from Bipolar, CMOS, DMOS (BCD) to FinFET advance node in complex, high-performance analog and mixed signals circuits layout.
- Proactively look for continuous improvement opportunities in the complete layout flow methodologies (flow, layout, and design) as well as develop accurate IC layout design schedules and resource estimates.
* The salary benchmark is based on the target salaries of market leaders in their relevant sectors. It is intended to serve as a guide to help Premium Members assess open positions and to help in salary negotiations. The salary benchmark is not provided directly by the company, which could be significantly higher or lower.