Job Search and Career Advice Platform

Enable job alerts via email!

Staff Advanced Packaging Engineer

AMD

Bayan Lepas

On-site

MYR 120,000 - 150,000

Full time

Yesterday
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A leading semiconductor company in Bayan Lepas is seeking a highly motivated Packaging Engineering Manager to lead assembly manufacturing processes. The ideal candidate has at least 5 years of experience in InFO or packaging engineering, with proven abilities in project management and cross-functional collaboration. This role involves improving packaging yield and quality, and managing assembly manufacturing sites. A Bachelor's or Master's in Mechanical, Material, or Chemical Engineering is required, along with strong communication skills.

Qualifications

  • Minimum 5 years' experience in InFO or related packaging engineering.
  • Experience in semiconductor engineering environment from NPI to HVM.
  • Strong presentation and report preparation skills.

Responsibilities

  • Drive assembly process standardization and continuous improvement.
  • Manage performance of assembly manufacturing sites regarding yield and quality.
  • Collaborate with packaging teams on NPI and ramp-up readiness.

Skills

InFO process knowledge
Cross-functional project management
Interpersonal communication
Analytical skills
Fluent English

Education

Bachelor/MS degree in Mechanical or Material or Chemical Engineering
Job description

Candidate is required to work closely with oSATs and cross-functional teams to bring up and sustain for InFO, Bumping, EFB/CoWoS-L,CoWoS-S, WLFO, FCBGA, LGA and chiplet packages.

THE PERSON:

The ideal candidate will have a balanced mix of strong technical knowledge as well as program management experience in InFO, Bumping, EFB/CoWoS-L,CoWoS-S, WLFO, FCBGA, LGA and chiplet package functions.

The successful candidate must be a team player with a commitment to meeting deadlines. Lead & drive for solutions with an aptitude to thrive in a fast-paced multi-tasking environment. He or she would have excellent cross functional project management skill, with strong interpersonal skills and good communication & presentation skills. He or she must have good command of both written and spoken English.

KEY RESPONSIBILITIES:

Responsible for InFO, Bumping, EFB/CoWoS-L, CoWoS, WLFO, FCBGA, LGA and Chiplet package Manufacturing readiness for New Product bring up at manufacturing site.

Responsible for packaging yield, quality, cost and operation productivity improvements and sustaining activities.

Drive assembly process baseline standardization and continuous improvement.

Responsible for the packaging interaction activities among assembly, bumping, 3D IC, HBM and wafer fab, wafer sort, Functional Test and Mark/Pack.

Drive Assembly manufacturer to enhance process, equipment & material capability for future generation/technology products

Co-work with Packaging BU on NPI and Ramp Up readiness at manufacturing site. Proactively follow up task assignments and report status timely to stakeholders.

Responsible to manage performance of assembly manufacturing site/supplier regarding yield & quality, out of control lot disposition, and any outliers with close loop on reporting.

The role will require working together with both internal engineering counterparts & extensive interactions within the Package engineering organization, and interacting with several other internal organizations (procurement, supply chain, reliability, etc.) on program deliverables with accurate and timely reporting of program status with executive summary update throughout its life cycle.

Responsible for strategic supplier management.

Plan and execute change management from internal or external parties.

Assist in additional duties as deemed fit by supervisor.

Job may include other duties as assigned/ deemed fit by supervisor.

PREFERRED EXPERIENCE:

Min 5 years’ experience in InFO or 2.5D/3D Bump/TSV/Packaging, Flip Chip BGA/LGA or WLFO process engineering with min total 7 years assembly work experience.

Possess InFO, Chiplet packaging, 2.5D/3D TSV/Packaging, Flip Chip BGA/LGA process knowledge and Chip-Packaging Interaction knowledge.

Lead and manage team experience.

Familiar with DOE and JMP.

MS degree in Mechanical or Material or Chemical Engineering.

Creative, highly motivated self-driven individual team player with the demonstrated ability to independently complete complex engineering tasks on/ahead of time/Lead & Drive for solutions and an aptitude to thrive in a fast-paced multi-tasking environment.

Experience is Preparing reports /Presentation and ability to communicate Root cause and Resolution effectively.

Creative, self-driven, highly motivated individual with demonstrated ability to independently manage complex engineering tasks.

Strong interpersonal communication, analytical, project management, task & time management, and with excellent communication skills.

Experience in managing horizontally across multiple internal functional organization.

Experience in semiconductor engineering environment, with NPI to HVM experience.

Fluent in both spoken and written English.

ACADEMIC CREDENTIALS:

Bachelor/MS degree in Mechanical or Material or Chemical Engineering

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.