Job Search and Career Advice Platform

Enable job alerts via email!

Senior Engineer IO/ESD Design Support

Sinergia Talents

Kuching

On-site

MYR 70,000 - 90,000

Full time

7 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A leading engineering firm in Kuching, Malaysia, is seeking a Senior Engineer for I/O/ESD Design Support. The selected candidate will be responsible for developing and maintaining digital I/O libraries and ESD protection structures. Ideal applicants will hold a bachelor's degree in electrical engineering and possess experience in ASIC design along with strong communication skills in both English and German. Join us for a collaborative and innovative environment.

Qualifications

  • Bachelor's degree in electrical engineering or a comparable discipline.
  • Experience in electronic ASIC design including EDA environments.
  • Fluency in German and English is required.

Responsibilities

  • Implement state of the art ESD and latch-up protection concepts.
  • Develop and optimize I/O pad library concepts.
  • Conduct physical verification and documentation of I/O pad libraries.

Skills

ESD and latch-up protection concepts
I/O pad library design
Teamwork and collaboration
Communication skills

Education

Bachelors degree in electrical engineering or comparable discipline

Tools

Cadence
Mentor
Job description
About the job Senior Engineer, IO/ESD Design Support

You will be part of a team responsible for I/O IP development focused on digital I/O libraries, RF I/O libraries and HV ESD protection. You will have the responsibility for the conception, design, maintenance, and further development of ESD protection structures and IO pad libraries.

Your Role:
  • Implement state of the art ESD and latch-up protection concepts.
  • Development of the digital, RF or HV I/O library concept including considerations for ESD and latch-up robust pad cell design.
  • Generate front-end and back-end views for I/O pad libraries.
  • Apply layout best practice to get the most optimal performance I/O pad cell design within the minimal area.
  • I/O pad library physical verification, characterization, and documentation.
Your Profile:
  • Bachelors degree in electrical engineering or a comparable discipline.
  • Applications from graduates are welcome, relevant work experience is an advantage.
  • Experience in electronic ASIC design (incl. design, simulation, layout, and verification) using EDA environments such as Cadence, Mentor etc. is welcome.
  • Teamwork and collaboration skills, working within multinational, multisite team.
  • You are reliable and independent, structured, and enthusiastic in your way of work.
  • Good communication skills, good written and spoken knowledge of German and English language round up your profile.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.