Jobs in Warrington, United Kingdom
Pensions 6+PQE - Global Firm - excellent Partner track
Noble Legal Limited
Product Operations Analyst - London / Manchster
Randstad Technologies Recruitment
Automation Developer
Synergy Resourcing Solutions Limited
Senior Control System Engineer
Clear Engineering Recruitment
Connect with headhunters to apply for similar jobsSenior & Principal Software Developers - (Core Java)
Ocho People
Motor Vehicle Assessor (Field Based)
Rise Technical Recruitment
Area Sales Manager - Oil Mist Separation
Scarlet Selection
Customer Service Field Agent Saxmundham
Randstad Delivery
AMS Layout with finFET experience
Job summary
A leading semiconductor firm in the United Kingdom is seeking an experienced Layout Engineer with FinFET experience to work closely with circuit designers on analog and mixed signal circuits. The successful candidate will have a solid background in layout techniques, including experience with Cadence Virtuoso, and will be familiar with high-speed SerDes I/O and PLLs. This role offers an opportunity to work in cutting-edge technology nodes down to 5nm.
Qualifications
- Previous experience doing analog matching requirements is essential.
- Solid understanding of parasitic RC delay and EM Deep sub-micron CMOS layout experience 16nm and smaller geometries.
- Previous exposure to 10nm, 7nm, or 5nm would be a big advantage.
Responsibilities
- Work closely with circuit designers on analog and mixed signal circuits.
- Implement chip planning and block layouts.
- Plan and estimate layout schedules.
Skills
Tools
AMS LAYOUT ENGINEERS WITH FINFET EXPERIENCE
- The Layout Engineer will work closely with circuit designers. The layouts are for analog and mixed signal circuits, high speed SerDes I/O, PLLs and ESD structures.
- Chip planning and block implementation.
- Ability to plan and estimate layout schedules.
- Ability to work with designers and good communication skills.
- Previous experience doing analog matching requirements is essential.
- Experience working on various analog IP blocks including PLLs, ADC, DAC, Bandgap reference and other high speed connectivity circuits.
- Solid understanding of parasitic RC delay, signal integrity and EM Deep sub-micron CMOS layout experience 16nm and smaller geometries.
- Previous exposure to 10nm, 7nm, or 5nm would be a big advantage.
- Previous experience using Cadence virtuoso tool.
- Familiarity of layout techniques for device matching, minimize parasitic, high speed routing.
- Knowledge of layout extractions, verification methods including LVS, DRC and ERC checks.
Senior Analog & AMS Recruitment Specialist
* The salary benchmark is based on the target salaries of market leaders in their relevant sectors. It is intended to serve as a guide to help Premium Members assess open positions and to help in salary negotiations. The salary benchmark is not provided directly by the company, which could be significantly higher or lower.
job faster
Follow us
