Principal Engineer - Design Verification

Analog Devices; Assago; In loco; EUR 65.000 - 85.000; Tempo pieno

Descrizione del lavoro

A leading technology company seeks an experienced Pre-Silicon verification engineer with over 8 years of experience in digital verification. The role involves leading verification strategies for complex solutions and collaborating with cross-functional teams. Key qualifications include expertise in System Verilog and verification methodologies. Competitive salary and 10% travel requirements are included.

Competenze

• 8+ years of industry experience in Digital Pre-Silicon verification.
• Good understanding of SOC/Subsystem design concepts.
• Hands-on experience in developing and debugging testbenches.

Mansioni

• Lead Pre-Silicon verification for motor drivers and solutions.
• Define verification strategy and test methodologies.
• Collaborate with teams to resolve design issues.

Conoscenze

Digital Pre-Silicon verification

System Verilog

Test plan generation

Functional coverage

Debugging

Formazione

B.Tech / M.Tech

Strumenti

Verilog

SV-UVM

Python

Descrizione del lavoro

About

About the Group :

Analog Devices, Inc. (ADI)’s Trinamic motor and motion control products transform digital information into precise physical motion, enabling Industry 4.0 performance in applications such as advanced robotics, automation, medical prosthetics, 3D printing, and more. The ADI Trinamic motor control ICs represent complete, efficient, small footprint innovative solutions that can help reduce complexity and time to market for intelligent motion systems while supporting potential space and performance efficiency improvements.

As part of our expanding business needs, we are now seeking to fill key positions within the team.

• Lead Pre-Silicon verification for Motor Drivers and embedded Motion Control IC / SoC solutions.
• Defining verification strategy, test plans, tests and methodology for block / subsystem and chip-level verification based on product requirements and design specifications.
• UVM testbench architecture development and implementation of DV flow
• Collaborate with cross-functional teams (IC Design, Firmware Development) to identify and resolve design and verification issues to achieve closure of code and functional coverage.
• Perform functional and performance verification of digital designs, including simulation, formal verification, and hardware emulation.
• Analyze Metrics and Verification KPIs to take proper actions to successfully achieve Verification Signoff.
• Mentor and guide junior verification engineers, providing technical leadership and support.
• Stay up to date with the latest verification technologies and best practices and drive their adoption within the team.
• Contribute to the continuous improvement of verification processes and methodologies.

Desire Qualifications & Experience

• B.Tech / M.Tech with 8+ years of industry experience in Digital Pre-Silicon verification.
• Good understanding of SOC / Subsystem design concepts and design architectures.
• Hands on experience in developing, updating and debugging of Verilog, SV-UVM , SoC level testbenches is a must.
• Experience in closing the verification of block, subsystem level verification using industry standard metrics like code and functional coverage is a must.
• Setup and maintenance of verification environment and Test Benches
• Formal verification : Define formal verification flow to check connectivity and functional verification
• Perform Gate level Simulations with timing annotated
• Strong knowledge of test-plan generation, coverage analysis transaction level modeling, pseudo and constrained random techniques with System Verilog
• In-depth knowledge of SystemVerilog-UVM and debugging of testbenches is a must.
• Assertion and formal knowledge are advantages.
• System Verilog, C / C++, System C, TCL / Python / shell-scripting
• Experience in Analog and mixed signal verification or analog behavior modelling (ADC / DAC / PLL / Sensors) is an added advantage
• Exceptional interpersonal and communication skills, collaborate and influence innovative design development / verification methodologies to wider team spread across the globe.
• Quick to adopt new technologies with good problem-solving skills.

#LI-CC1

Job Req Type

Experienced Required Travel : Yes, 10% of the time Shift Type : 1st Shift / Days