Job Search and Career Advice Platform

Ativa os alertas de emprego por e-mail!

Application Engineer I Digital SimulationVerification & Agentic AI

Cadence Systems

Belo Horizonte

Presencial

BRL 120.000 - 160.000

Tempo integral

Há 4 dias
Torna-te num dos primeiros candidatos

Cria um currículo personalizado em poucos minutos

Consegue uma entrevista e ganha mais. Sabe mais

Resumo da oferta

A leading technology firm in Belo Horizonte is seeking an Application Engineer I to support digital simulation and verification processes. In this role, you'll utilize Cadence's cutting-edge tools and technology to automate verification tasks through scripting and AI applications. Candidates should have a Bachelor's degree in Engineering, familiarity with SystemVerilog, and strong communication skills in English and Portuguese. This position offers a competitive benefits package and full-time employment.

Serviços

Competitive benefits

Qualificações

  • Bachelor's degree in Computer Engineering or Electrical Engineering.
  • Knowledge of SystemVerilog and digital design concepts.
  • Good communication skills in English and Portuguese.

Responsabilidades

  • Provide technical support for Cadence verification products.
  • Automate routine tasks using Python or TCL scripting.
  • Collaborate in technical discussions and training sessions.

Conhecimentos

SystemVerilog
Scripting languages (Python, TCL)
AI technologies
RTL design (Verilog, VHDL)
Analytical skills
Communication skills

Formação académica

Bachelors degree in Computer Engineering or related field

Ferramentas

Xcelium
Cadence Simulation and Verification tools
Descrição da oferta de emprego

At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence Design Systems Inc. is looking for a motivated Application Engineer I : Digital Simulation / Verification & Agentic AI to work with us in Belo Horizonte Brazil.

As an Application Engineer you will support customers and internal teams in digital verification and simulation flows using Cadence Simulation and Verification tools. You will be part of System & Verification Group (TFO-SVG) in the Systems Verification Simulation group. This role focuses on learning and applying Agentic AI to make verification tasks smarter and more efficient. You will work closely with senior engineers to automate processes, improve coverage and help customers adopt innovative AI-driven solutions.

Working at Cadence is very dynamic, fast‑paced and integrated with other teams all around the world. At this opportunity you will work with cutting‑edge Agentic AI in real‑world simulation / verification flows and hands‑on experience with industry‑leading tools like Cadence Xcelium Verisium.

Job Description
  • As an Application Engineer you will be responsible to provide technical support helping Cadence customers to effectively deploy our industry leading Verification products and Assist with Simulation Flows helping set up and run simulations using Xcelium.
  • Learn and Apply Agentic AI: Use AI tools to simplify repetitive tasks and improve verification speed.
  • Systems Automation: Write simple scripts (Python or TCL) to automate routine steps.
  • Support Verification Tasks: Work with UVM-based environments and learn coverage analysis.
  • Collaborate with Teams: Join technical discussions and training sessions to grow your skills.
Requirements
  • Complete Bachelors degree in Computer Engineering, Electrical Engineering or a related field.
  • Knowledge of SystemVerilog and digital design concepts.
  • Interest in AI technologies and their application in engineering workflows.
  • Familiarity with scripting languages (Python, TCL).
  • Good communication skills and willingness to learn.
  • Understanding of RTL design and coding (Verilog, VHDL).
  • Excellent written and verbal communication skills in English and Portuguese.
  • Strong analytical and problem‑solving skills.
Nice to have
  • Experience with Unix and C / C++.
  • Knowledge of design fundamentals such as architecture, micro‑architecture, HDL synthesis and timing.
  • Verification skills including UVM testbench architecture development and debugging SystemVerilog and SVA.
  • Understanding of SoC architecture fundamentals.
  • Familiarity with embedded software development and HW / SW co‑design and co‑verification.
  • Proficiency in scripting languages (Perl, Python, TCL, Bash, etc.).
Additional Job Details
  • Employment category : CLT
  • Employment term : 40 hours / week.
  • Competitive benefits.
  • Location : Av Contorno 5800 Belo Horizonte Minas Gerais Brazil.
  • Employment Type : Full‑Time
  • Experience : years
  • Vacancy : 1
About Cadence Design Systems

Cadence is the only company that provides the expertise and tools, IP and hardware required for the entire electronics design chain from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work and play. Our products are used in mobile, consumer, cloud, datacenter, automotive, aerospace, IoT, industrial, and other market segments. For more information access .

We're doing work that matters. Help us solve what others cant.

Obtém a tua avaliação gratuita e confidencial do currículo.
ou arrasta um ficheiro em formato PDF, DOC, DOCX, ODT ou PAGES até 5 MB.