Job Search and Career Advice Platform

Enable job alerts via email!

Audio ASIC Implementation Engineer Senior

Qualcomm

Markham

On-site

CAD 115,000 - 166,000

Full time

2 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A leading technology firm in Markham is seeking an ASIC Implementation Engineer to design ultra-low power solutions for audio applications. Candidates with a strong background in ASIC hardware design and Verilog/VHDL are encouraged to apply. Responsibilities include synthesis, power analysis, and contributing to innovative methodologies. The pay range is $115,600 - $165,600 annually, with additional benefits. Join a team dedicated to pushing the boundaries of AI technology.

Qualifications

  • Professional ASIC design and/or implementation experience.
  • Expertise in Verilog/VHDL with ability to write synthesizable RTL.
  • Exceptional understanding of ASIC/VLSI concepts.

Responsibilities

  • Perform synthesis and timing constraints.
  • Implement ECOs and conduct power analysis tasks.
  • Contribute to implementation methodologies and flows.

Skills

ASIC hardware design
Verilog/VHDL RTL design
Analytical skills
Debugging skills
Scripting skills (Python, PERL, TCL, or C)
Communication skills
Collaboration skills

Education

Bachelor's degree in Science, Engineering, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Tools

Synopsis
Cadence tools
Job description
Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary

What we are doing what has not been done. Shape the future of low power AI subsystems. Push the boundaries on features and performance. Qualcomm Technologies Audio products are designed to offer premium wireless connectivity, high levels of integration, immersive sound quality, and on-device AI for smart audio and context aware applications. An ultra-low power subsystem within a low power SoC; a chip-within-a-chip HW block incorporating multiple always-on IPs, design execution within this group requires solving ground-breaking challenges and multiple power domain crossing issues.

As we pioneer new and/or improved functionality, innovate to minimize power consumption. Make a difference, join a team on the cutting edge and become an integral part of Qualcomm’s growth and momentum.

We are looking for an ASIC Implementation Engineer to be part of our team to innovate and design complex leading, ultra-low power solutions for audio and context aware applications. We are open to all levels of applicants, with responsibility commensurate with experience. We are looking for applicants who thrive when presented with constant opportunities for learning and growth and who want to have a large impact on our team.

As part of our team your responsibilities will be focused on key ASIC implementation tasks such as:

Responsibilities
  • Synthesis
  • Timing Constraints
  • Implementing ECOs
  • STA
  • Power intent validation (CLP)
  • Lint
  • Power Analysis Tasks
  • CDC validation
  • Model and analyze performance, area, power, and system cost tradeoffs for different micro-architectures
  • Contribute to implementation methodologies/ flows

Specific responsibilities will be a function of project and team needs and may vary over time. In addition to implementation tasks the successful candidate may also be asked to perform ASIC design tasks including some RTL development.

Requirements
  • Professional ASIC hardware design and/or implementation experience.
  • Expertise with Verilog/VHDL RTL design languages and ability to write clean, readable, synthesizable RTL.
  • Exceptional understanding of ASIC/VLSI concepts
  • Experience in logic synthesis using Synopsis and/or Cadence tools.
  • Detail oriented with strong analytical and debugging skills
Preferred Qualifications
  • 5+ years of ASIC hardware design related experience
  • Strong communication (written and verbal) and collaboration skills
  • Working knowledge of UPF specification
  • Experience with synthesis, STA
  • Experience with High-speed/Low power ASIC design within a Unix environment
  • Experience with clock domain crossing techniques and tools
  • Scripting skills (Python, PERL, TCL or C)
Minimum Qualifications
  • Bachelor\'s degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, or related work experience.
  • OR Master\'s degree in Science, Engineering, or related field and 1+ years of ASIC design, verification, or related work experience.
  • OR PhD in Science, Engineering, or related field.
Applicants

Qualcomm is an equal opportunity employer. Qualcomm is committed to providing an accessible application process for individuals with disabilities. For accommodations, please contact Qualcomm Careers.

Qualcomm expects its employees to abide by all applicable policies and procedures, including security requirements and protection of confidential information, to the extent permissible by law.

Pay range and Benefits

$115,600.00 - $165,600.00

The above pay scale reflects the broad pay range for this job code and location. Salary is one component of total compensation, which may include annual discretionary bonus and RSU grants. Our benefits package supports success at work, at home, and at play. Your recruiter can discuss all that Qualcomm has to offer.

For more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.