Analog IC Design Lead - SerDes

JR Italy; Cagliari; In loco; EUR 90.000 - 120.000; Tempo pieno

Descrizione del lavoro

A technology company is looking for an Analog IC Design Lead to oversee SerDes analog and mixed-signal design. This senior leadership position offers fully remote work flexibility. The ideal candidate will have 15+ years in the field, strong leadership skills, and expertise in high-speed circuit design. Join them to shape the future of data communication solutions.

Competenze

• 15+ years of industry experience in analog and mixed-signal design
• Proven leadership in SerDes applications
• Ability to lead in a fast-paced, collaborative environment

Mansioni

• Provide technical leadership for the design of key SerDes IP
• Mentor engineering teams in design and best practices
• Define and drive SerDes architecture with system architects

Conoscenze

Analog and mixed-signal design

High-speed circuit design

Signal integrity

Power integrity

Leadership

Communication skills

Formazione

Bachelor’s or Master’s in Electrical Engineering

Strumenti

EDA tools

Descrizione del lavoro

Social network you want to login/join with:

col-narrow-left

Client:

IC Resources

Location:

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

2376177801674883072337142

Job Views:

3

Posted:

22.08.2025

col-wide

Job Description:

I am recruiting for an innovative and fast-growing technology company developing next-generation solutions for high-performance data communication. This is a senior leadership role with the flexibility of fully remote working.

As an Analog IC Design Lead, you will take ownership of the full SerDes analog and mixed-signal design strategy, guiding technical direction, mentoring engineers, and ensuring delivery of industry-leading performance. You will shape the architecture, influence design methodologies, and play a pivotal role in the successful release of complex products in advanced CMOS FinFET technologies.

Key Responsibilities

• Provide technical leadership for the design of key SerDes IP
• Oversee and be involved in the development of core analog building blocks
• Define and drive SerDes architecture in collaboration with system architects and other functional teams
• Establish robust verification and sign-off strategies to meet aggressive performance and reliability targets
• Lead and mentor engineering teams, fostering best practices in design, simulation, and layout
• Support silicon bring-up, validation and characterisation, providing direction through to product launch

Requirements

• Bachelor’s or Master’s in Electrical Engineering or related discipline, with 15+ years’ industry experience
• Proven leadership in analog and mixed-signal design for SerDes applications
• Strong expertise in high-speed circuit design, signal integrity, and power integrity
• Proficiency with EDA tools
• Exceptional communication and decision-making skills, with the ability to lead in a fast-paced, collaborative environment

If you are an experienced engineer with a track record in FINFET SerDes design, get in touch with Parm Shergill.