Research Fellow (IC Design)

NANYANG TECHNOLOGICAL UNIVERSITY; Singapore; On-site; SGD 70,000 - 90,000; Full time

Job summary

A leading university in Singapore is seeking a Research Fellow to focus on secure processor architectures, specifically in the design and integration of cryptographic hardware accelerators. The role involves conducting advanced research on lightweight cryptography and Post-Quantum Cryptography, contributing to high-impact publications, and collaborating with academic staff. Excellent candidates will have a PhD in a related discipline and strong experience with RISC-V and ASIC design methodologies.

Qualifications

• Completed PhD in a closely related discipline.
• Strong expertise in RISC-V architecture.
• Experience in digital hardware design.

Responsibilities

• Conduct independent research on cryptographic acceleration.
• Design hardware accelerators within RISC-V core.
• Implement RISC-V ISA extensions for cryptographic operations.
• Execute ASIC design flow using EDA tools.
• Research and implement Post-Quantum Cryptographic hardware architectures.

Skills

RISC-V architecture

Digital hardware design (Verilog/SystemVerilog)

Cryptographic algorithms

ASIC design methodologies

Open-source IC design tools

Education

PhD in Electrical Engineering, Computer Engineering, or Computer Science

Tools

OpenLane

Job description

School of Electrical and Electronic Engineering is one of the founding Schools of the Nanyang Technological University. Built on a culture of excellence, the School is renowned for its high academic standards and research. With over 3,000 undergraduates students and 2,000 graduate students it is one of the largest EEE schools in the world and ranks 4th in the field of Electrical & Electronic Engineering in the 2025 QS World University Rankings by Subjects.

Today, the School has become one of the world’s largest engineering schools that nurtures competent engineers and researchers. Each year, the School graduates over a thousand students who are ready to take on great ambitions and challenges.

For more details, please view: https://www.ntu.edu.sg/eee

We are looking for a Research Fellow to focus on secure and open-source processor architectures. The incumbent will undertake advanced research on the design, implementation, and integration of cryptographic hardware accelerators within the RISC-V CVA6 (Ariane) core.

The role is structured in two research phases, covering lightweight cryptography (ASCON) and Post-Quantum Cryptography (PQC), and will contribute to high-impact scholarly publications and open-source research outputs.

Key Responsibilities

• Conduct independent and collaborative research on hardware-based cryptographic acceleration for RISC-V processors.
• Design and integrate a hardware ASCON accelerator within the RISC-V CVA6 core.
• Investigate and implement RISC-V ISA extensions or custom instructions to support cryptographic operations.
• Execute the full ASIC design flow using open-source EDA tools, particularly OpenLane, including RTL design, verification, synthesis, place-and-route, and PPA analysis.
• Research, design, and implement Post-Quantum Cryptographic (PQC) hardware architectures and integrate them into RISC-V systems.
• Evaluate system-level performance, security, and efficiency of cryptographic accelerators.
• Publish research findings in high-quality peer-reviewed journals and conferences.
• Collaborate closely with academic staff, IC designers, and postgraduate researchers.

Job Requirements

• A completed PhD in Electrical Engineering, Computer Engineering, Computer Science, or a closely related discipline.
• Strong research expertise in RISC-V architecture and processor microarchitecture.
• Proven experience in digital hardware design using Verilog/SystemVerilog or equivalent HDLs.
• Sound knowledge of cryptographic algorithms and secure hardware design principles.
• Experience with ASIC design methodologies and open-source IC design tools, particularly OpenLane.Evidence of the ability to conduct independent, high-quality research and disseminate results through publications.

Preferred Qualifications

• Prior experience with the CVA6 (Ariane) RISC-V core.
• Research background in ASCON, lightweight cryptography, or hardware security.
• Experience with Post-Quantum Cryptography (PQC) implementations.
• Knowledge of side-channel attack mitigation techniques.
• A strong publication record in relevant international conferences or journals.

We regret to inform that only shortlisted candidates will be notified.