Job Search and Career Advice Platform

Enable job alerts via email!

Foundation IP Memory Verification Engineer

Broadcom

Singapore

On-site

SGD 70,000 - 95,000

Full time

Today
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A leading technology company in Singapore is seeking a Foundation IP Memory Verification Engineer. The role involves contributing to memory design validation, performing functional verifications, and executing signal integrity analyses. Candidates should possess a BS in Electrical or Computer Engineering and have at least two years of relevant experience. Strong communication and problem-solving skills are essential. Join a team focused on advancing memory technology and enhancing design processes.

Qualifications

  • Requires a BS degree and 2 years of experience in Electrical or Computer Engineering.
  • Strong understanding of device physics and circuit behavior.

Responsibilities

  • Contribute to Memory Design Validation of custom memory macros.
  • Perform functional verification and signal integrity analysis.
  • Develop scripts to automate verification flow.
  • Coordinate with design leads to execute validation plan.

Skills

Transistor level circuit behavior
Signal integrity analysis
Running simulators
Writing automation scripts
Memory behavioral and physical models
DFT schemes
Leadership
Problem solving

Education

BS in Electrical or Computer Engineering
Job description

Foundation IP Memory Verification Engineer

Available Job Responsibilities
  • Contribute towards Memory Design Validation of all types of custom memory macros and memory compilers
  • Perform functional verification, root cause design discrepancies, and help resolve them
  • Perform signal integrity analysis, identify design weaknesses, and propose possible solutions to address them
  • Perform transistor level simulations to check for any Power Up or Lock up issues and help resolve them
  • Perform EM/IR analysis/simulations and evaluate impact on timing and internal margins
  • Perform transistor level simulations to validate timing and internal margins, identify timing characterization holes, and help resolve them
  • Perform various QA and validation checks to ensure accurate timing and power models
  • Develop scripts to automate verification flow and data analysis
  • Support silicon debugs and correlation to spice models
  • Collaborate with key memory designers to co-develop and improve the memory characterization and validation flow
  • Coordinate with memory design leads, modelling leads, and managers to define and execute on the memory validation plan
Preferred Skills
  • Good understanding of transistor level circuit behavior and device physics
  • Good understanding of signal integrity analysis, EM/IR analysis, and reliability analysis
  • Proficiency in running simulators, writing automation scripts, and are tools savvy
  • Understanding of memory behavioral and physical models is a plus
  • Expertise in memory circuit design is a plus
  • Understanding of DFT schemes and chip level integration is a plus
  • Good communication, interpersonal, and leadership skills
  • Motivated, self-driven and good at multi-tasking
  • Passion for solving complex problems and willingness to learn
Qualifications

Requires a BS + 2 years experience in Electrical or Computer Engineering.

R023808

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.