Job Search and Career Advice Platform

Enable job alerts via email!

Senior Staff Physical Design Engineer

-

Singapore

On-site

SGD 100,000 - 125,000

Full time

4 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A significant technology firm in Singapore is seeking an experienced IC Design Engineer with a Master's or Bachelor's degree in Electrical/Electronics Engineering. The ideal candidate will have a strong background in design synthesis and timing closure, particularly with Synopsys and Cadence toolsets. Responsibilities include creating timing constraints and conducting logic equivalence checks. Candidates must possess excellent communication skills and the ability to excel both independently and as part of a team.

Qualifications

  • 12+ years of related working experience in IC design.
  • Strong understanding of functional constraints.
  • Ability to create timing constraints for synthesis and DFT modes.

Responsibilities

  • Perform design synthesis with Synopsys/Cadence toolset.
  • Create timing constraints and work with Design and DFT Engineers.
  • Conduct STA/timing closure and logic equivalence checks.

Skills

Design synthesis knowledge
Synopsys tool suite experience
Cadence tools experience
Proficient in TCL scripting
Python knowledge
Team collaboration
Independent work
Good written and communication skills

Education

Master's/Bachelor's Degree in Electrical/Electronics Engineering
Job description
Job Responsibilities
  • Perform Design synthesis with Synopsys/Cadence toolset, with full knowledge and understanding of functional constraints
  • Create timing constraints for functional, DFT modes for synthesis/STA by working closely with Design and DFT Engineers
  • STA/timing closure
  • Write Low power intent file (CPF/UPF) from specification and verifying correctness of power intent file using CLP/VCLP
  • Perform Logic equivalence checks
  • Work with physical design engineer to resolve all netlist and timing issues
Job Requirements
  • Master's/Bachelor's Degree in Electrical/Electronics Engineering with an emphasis in IC design with at least 12 years and above of related working experience
  • Good experience with Synopsys tool suite or Cadence toolsuite
  • Proficient in TCL scripting, python knowledge is a ++
  • Able to work in a team with a strong drive to excel
  • Able to work independently on a given assignment and work hard to finish on time
  • Good written and communication skills
Location

Next to Bendemeer MRT

Application Information

Interested candidates may submit detailed CV with the following info:

  • Current salary, including AWS or Variable Bonus
  • Expected salary
  • Availability
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.