Job Search and Career Advice Platform

Enable job alerts via email!

Senior Staff Physical Design Engineer

MAXLINEAR ASIA SINGAPORE PRIVATE LIMITED

Singapore

On-site

SGD 110,000 - 150,000

Full time

2 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A leading semiconductor company in Singapore is seeking an experienced IC Design Engineer with over 12 years of experience. The role involves performing design synthesis, creating timing constraints for various modes, and working closely with physical design engineers to manage netlist and timing issues. Candidates should have a Master's or Bachelor's degree in Electrical/Electronics Engineering and proficiency in Synopsys and Cadence tools. Strong communication skills and teamwork are essential for this role.

Qualifications

  • At least 12 years of relevant working experience in IC design.
  • Strong teamwork abilities and independent working skills.
  • Good written and communication skills.

Responsibilities

  • Perform Design synthesis with Synopsys/Cadence toolset.
  • Create timing constraints for functional and DFT modes.
  • Conduct Logic equivalence checks.
  • Work with physical design engineer to resolve netlist issues.

Skills

Experience with Synopsys tool suite
Experience with Cadence toolsuite
Proficient in TCL scripting
Python knowledge

Education

Master’s/Bachelor’s Degree in Electrical/Electronics Engineering
Job description
Job Responsibilities:
  • Perform Design synthesis with Synopsys/Cadence toolset, with full knowledge and understanding of functional constraints
  • Create timing constraints for functional, DFT modes for synthesis/STA by working closely with Design and DFT Engineers
  • STA/timing closure
  • Write Low power intent file (CPF/UPF) from specification and verifying correctness of power intent file using CLP/VCLP
  • Perform Logic equivalence checks
  • Work with physical design engineer to resolve all netlist and timing issues
Job Requirements:
  • Master’s/Bachelor’s Degree in Electrical/Electronics Engineering with an emphasis in IC design with at least 12 years and above of related working experience
  • Good experience with Synopsys tool suite or Cadence toolsuite
  • Proficient in TCL scripting, python knowledge is a ++
  • Able to work in a team with a strong drive to excel
  • Able to work independently on a given assignment and work hard to finish on time
  • Good written and communication skills

Location: Next to Bendemeer MRT

Interested candidates may submit detailed CV with the following info:

  • Current salary, including AWS or Variable Bonus
  • Expected salary
  • Availability
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.