Digital Design Engineer

Advanced Micro Devices; Vancouver; Hybrid; CAD 120,000 - 140,000; Full time

Job summary

A leading technology company is seeking an experienced candidate for a role focused on microarchitectural design and RTL implementation in Vancouver. The successful individual will work on PCIe and CXL IP features, collaborating with architects in a fast-paced environment. Candidates should have extensive design experience in ASIC, familiarity with high-speed protocols, and strong analytical and problem-solving skills. A BS in Electrical or Computer Engineering is desired, along with proficiency in relevant design tools.

Benefits

Competitive benefits

Inclusive work culture

Qualifications

• 8+ years of overall design experience in the ASIC industry.
• Familiarity with high-speed protocols like PCIe, CXL, and USB.
• Knowledge of digital design and RTL implementation.
• Experience in HDL, HVL, and SVA.
• Skills in power and timing optimization.
• Exposure to low power design methodologies.

Responsibilities

• Microarchitectural design and RTL implementation of IP features.
• Participation in design specification and RTL code reviews.
• Collaboration with Design Verification team.
• Analyzing RTL design for power and timing optimization.
• Establishing infrastructure for ELAB/CDC/Lint/UPFG flows.
• Managing integration environments for RTL design.

Skills

Analytical thinking

Problem-solving skills

Communication skills

Interpersonal skills

Attention to detail

Willingness to learn new design techniques

Education

BS in Electronics/Electrical or Computer Engineering

Tools

VHDL

Verilog

SystemVerilog

EDA Tools

Perforce

Python

Perl

Ruby

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.

THE ROLE:

AMD is looking for motivated individuals seeking opportunities to solve complex problems in a fast‑paced work environment. Successful candidate will be involved in the microarchitectural design and RTL implementation of AMD’s PCI Express (PCIe) and Compute Express Link (CXL) IP used for our next‑generation servers, clients, GPU, and Semi‑custom products. The team works in a collaborative environment with IP and system architects to define cutting‑edge features and solutions to enable execution of AMD’s aggressive product roadmap.

THE PERSON:

• Enjoys being in a collaborative environment where they can grow and learn with sense of pride.
• Strong analytical thinking and problem‑solving skills with excellent attention to detail.
• Eager to learn new designs techniques and new protocols.
• Must have good communication and interpersonal skills.

KEY RESPONSIBILITIES:

• Microarchitectural design and RTL implementation of IP features.
• Participate in design specification and RTL code reviews.
• Collaborate with Design Verification team to execute on design features.
• Analyze RTL design for power and timing optimization.
• Establish and configure infrastructure for ELAB/CDC/Lint/UPFG flows.
• Deploy and manage integration environments for RTL design.
• Coordinate with integration teams to implement and optimise workflows.
• Configure and maintain P4 (Perforce) repositories and file structures.

PREFERRED EXPERIENCE:

• 8+ years of overall design experience in the ASIC industry.
• Familiar with industry standard high‑speed protocols such as PCIe, CXL, SATA/SAS, USB.
• Knowledge in digital design and RTL implementation.
• Knowledge in synthesis and timing analysis to achieve timing closure.
• Experience in HDL (VHDL/Verilog), HVL (SystemVerilog) and SystemVerilog Assertions (SVA).
• Experience in design with multiple clock domains.
• Experience in low power design and methodology.
• Exposure to Makefile and other scripting languages like Perl, Python and Ruby.
• Experience with state‑of‑the‑art industry standard Electronic Design Automation (EDA) Tools.

ACADEMIC CREDENTIALS:

• BS (or higher) degree in Electronics/Electrical or Computer Engineering desired.

LOCATION:

• Vancouver, BC, Canada or Markham, Ontario, Canada

#LI-DD3

#LI-HYBRID

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.