Job Search and Career Advice Platform

Enable job alerts via email!

ASIC Design Verification Engineer – UVM & Formal

Advanced Micro Devices

Ottawa

Hybrid

CAD 90,000 - 130,000

Full time

4 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A technology company is seeking an experienced ASIC Design Verification Engineer in Ottawa, Ontario. The ideal candidate will develop testbenches, analyze coverage, and utilize automation for design verification activities. Proficiency in Verilog, System Verilog, and UVM is essential. Candidates should demonstrate strong analytical thinking and problem-solving skills, along with effective communication abilities. This role offers the opportunity to work within a collaborative and innovative environment focused on cutting-edge technology.

Benefits

Competitive salary
Health benefits
Career development opportunities

Qualifications

  • Strong analytical thinking and problem-solving skills with excellent attention to detail.
  • Effective communication and writing skills.
  • Good teamwork and interpersonal skills.

Responsibilities

  • Developing testbenches and verification components.
  • Writing, modifying, and maintaining test cases in System Verilog/UVM.
  • Analyzing functional, code, and test plan coverage.
  • Implementing assertions, checkers, and monitors.
  • Triaging and debugging regressions.
  • Deploying verification methodologies.
  • Reproducing functional bugs found in silicon.
  • Conducting code reviews.

Skills

Analytical thinking
Problem-solving skills
Effective communication
Teamwork
Interpersonal skills

Education

Electrical Engineering or Computer Engineering

Tools

Verilog
System Verilog
UVM
Linux
Windows
Perl
Python
Ruby
Job description
A technology company is seeking an experienced ASIC Design Verification Engineer in Ottawa, Ontario. The ideal candidate will develop testbenches, analyze coverage, and utilize automation for design verification activities. Proficiency in Verilog, System Verilog, and UVM is essential. Candidates should demonstrate strong analytical thinking and problem-solving skills, along with effective communication abilities. This role offers the opportunity to work within a collaborative and innovative environment focused on cutting-edge technology.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.