Job Search and Career Advice Platform

¡Activa las notificaciones laborales por email!

Senior Validation & Verification Engineer (Permanent)

Berkeley Square - Talent Specialists in IT & Engineering

Madrid

Presencial

EUR 50.000 - 80.000

Jornada completa

Hoy
Sé de los primeros/as/es en solicitar esta vacante

Genera un currículum adaptado en cuestión de minutos

Consigue la entrevista y gana más. Más información

Descripción de la vacante

A leading semiconductor company in Madrid seeks an experienced engineer to lead RTL verification for next-generation AI and machine learning compute platforms. The ideal candidate will have a Master's or PhD in Electrical Engineering or Computer Science, with 5–8 years of experience in digital verification using SystemVerilog and UVM. Strong scripting skills in Python, Bash, and Tcl are essential, along with fluent English communication skills. This role requires collaboration with design and architecture teams to drive coverage analysis and automation.

Formación

  • 5–8+ years in digital verification.
  • Strong scripting and simulation tool experience.
  • Fluent English (C1) required.

Responsabilidades

  • Lead RTL verification for next-gen AI/ML compute platforms.
  • Develop and execute UVM-based testbenches for complex IP and SoCs.
  • Automate verification workflows.

Conocimientos

Digital verification
Scripting
Problem-solving
Collaboration

Educación

Master’s or PhD in EE / CS

Herramientas

SystemVerilog
UVM
Python
Bash
Tcl
Descripción del empleo
About the Role

Join a fast‑growing European semiconductor company developing customizable high‑performance RISC‑V cores with vector / tensor acceleration and proprietary high‑bandwidth memory IP.

Key Responsibilities
  • You’ll lead RTL verification for next‑gen AI / ML compute platforms.
  • Develop and execute UVM‑based testbenches for complex IP and SoCs.
  • Apply formal and dynamic verification techniques.
  • Drive coverage analysis, regressions, and debug.
  • Collaborate closely with design and architecture teams.
  • Automate verification workflows (Python, Bash, Tcl).
Requirements
  • Master’s or PhD in EE / CS.
  • 5–8+ years in digital verification (SystemVerilog / UVM).
  • Strong scripting and simulation tool experience.
  • Fluent English (C1).
  • Team player with excellent problem‑solving skills.
Nice to Have
  • RISC‑V core or SoC verification experience.
  • Knowledge of vector / tensor compute or memory architectures.
Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra un archivo en formato PDF, DOC, DOCX, ODT o PAGES de hasta 5 MB.