Remote UVM Verification Engineer - ASIC/FPGA for 4G/5G

AIRSPAN CAREERS

Plano (TX)

Hybrid

USD 100,000 - 140,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading provider of 4G and 5G network solutions is seeking a UVM SystemVerilog Verification Engineer to join their team in Texas or a remote capacity. The role involves developing and executing verification plans, ensuring compliance with specifications. Candidates should possess a Bachelor’s or Master’s in Electrical Engineering and 10 years of experience in FPGA systems verification, with strong expertise in SystemVerilog. Collaborative work in a fast-paced environment is essential.

Qualifications

  • 10 years of experience in UVM-based verification of FPGA systems.
  • Strong understanding of SystemVerilog and Universal Verification Methodology (UVM).
  • Experience with simulation tools such as ModelSim or QuestaSim.

Responsibilities

  • Develop and implement UVM-based verification plans and test strategies for FPGA designs.
  • Perform functional, system-level, and regression testing for digital hardware components.
  • Analyze test results, debug issues, and collaborate with design teams to resolve defects.

Skills

UVM-based verification
SystemVerilog
Python
C/C++
debugging skills
analytical skills

Education

Bachelor’s or Master’s degree in Electrical Engineering or related fields

Tools

ModelSim
QuestaSim

Job description

A leading provider of 4G and 5G network solutions is seeking a UVM SystemVerilog Verification Engineer to join their team in Texas or a remote capacity. The role involves developing and executing verification plans, ensuring compliance with specifications. Candidates should possess a Bachelor’s or Master’s in Electrical Engineering and 10 years of experience in FPGA systems verification, with strong expertise in SystemVerilog. Collaborative work in a fast-paced environment is essential.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Verification Engineer - UVM & SystemVerilog
Senior ASIC Verification Engineer - UVM & SystemVerilog

Mogi I/O : OTT/Podcast/Short Video Apps for you • Bastrop (TX)

On-site
USD 160,000 - 180,000
Remote ASIC Verification Engineer (UVM/SystemVerilog)
Remote ASIC Verification Engineer (UVM/SystemVerilog)

microTECH Global Limited • Germany (OH)

On-site
USD 80,000 - 120,000
Senior ASIC Verification Engineer: SystemVerilog & UVM Expert
Senior ASIC Verification Engineer: SystemVerilog & UVM Expert

NVIDIA Corporation • Austin (TX)

On-site
USD 136,000 - 212,750
Generous benefits package
Equity options
Industry-leading salaries
ASIC Verification Engineer – Hybrid 5G IP & Testbench
ASIC Verification Engineer – Hybrid 5G IP & Testbench

Ericsson • Austin (TX)

Hybrid
USD 120,000 - 180,000
401(k) matching
Stock Purchase Plan
Health benefits
+1
Senior Design Verification Engineer (SoC/UVM, Remote)
Senior Design Verification Engineer (SoC/UVM, Remote)

Triple Crown • California (MO)

Remote
USD 120,000 - 180,000
Health insurance
Dental insurance
Vision insurance
+1
UVM SYSTEMVERILOG VERIFICATION ENGINEER
UVM SYSTEMVERILOG VERIFICATION ENGINEER

AIRSPAN CAREERS • Plano (TX)

Hybrid
USD 100,000 - 140,000
FPGA Verification Engineer | UVM/SystemVerilog Expert
FPGA Verification Engineer | UVM/SystemVerilog Expert

Allps GmbH • Santa Clara (CA)

On-site
FPGA Verification Engineer: UVM, SystemVerilog & Debugging
FPGA Verification Engineer: UVM, SystemVerilog & Debugging

Compunnel, Inc. • Mountain View (CA)

On-site
USD 100,000 - 130,000
Senior ASIC IP Verification Engineer — Hybrid, Austin
Senior ASIC IP Verification Engineer — Hybrid, Austin

Ericsson GmbH • Austin (TX)

Hybrid
USD 110,000 - 150,000
Senior ASIC Verification Engineer - Hybrid (5G IP)
Senior ASIC Verification Engineer - Hybrid (5G IP)

Ericsson GmbH • Austin (TX)

On-site
USD 140,000 - 210,000
Health benefits
401(k) plan
Paid time off
+1