Senior Design Verification Engineer (SoC/UVM, Remote)

Triple Crown; California; Remote; USD 120,000 - 180,000; Full time

Benefits offered by this job

Health insurance

Dental insurance

Vision insurance

401k

Job summary

A leading engineering talent provider is seeking a Design Verification Engineer for a contract position. The ideal candidate will have 5+ years of experience, strong knowledge in SystemVerilog/UVM, and hands-on experience in IP Block-level and SoC/Full Chip verification. Proficiency in C programming and strong problem-solving skills are essential. This role offers flexible work locations, including remote options.

Qualifications

• 5+ years of relevant experience in design verification.
• Proficiency in SystemVerilog/UVM-based verification.
• Hands-on experience in IP Block-level and SoC/Full Chip verification.

Responsibilities

• Develop and implement verification plans.
• Debug and resolve design issues.
• Test development and debugging using C programming.

Skills

SystemVerilog/UVM

IP Block-level verification

SoC/Full Chip Verification

C programming

Problem-solving skills

Job description

Get notified about new Verification Manager jobs in United States.

9,000+ Verification Manager Jobs in United States

Engineering Manager, AI Compiler Analysis

Engineering Manager, AI Compiler Analysis

Software Verification Manager, Medical Software | REMOTE

Mixed-Signal Design Verification Manager -10286

Software Verification Engineering Manager

Software Verification Engineering Manager

Manager, Software Test & Automation (R5461)

Engineering Manager, Verification and Validation (STATCOM)

Engineering Manager - Simulation and Verification

Manager - Compliance - Testing Center of Excellence

Manager, Data Validation Specialist (Investment Management)

Salt Lake City Metropolitan Area 4 days ago

Manager - Compliance - Testing Center of Excellence

Lead CPU Firmware Verification and Validation Engineer/ Manager

Investment Accounting SQA Automation and Reconciliation Team Manager - Vice President r

Manager, System Software Validation & Verification

Systems Engineering Manager - Autonomy Behavior

Sr. Mixed Signal Design Verification Manager

Software Development Manager, Leo MAC, Leo

Manager, Risk Management , Selling Partner Identity Verification (SPIV)