UVM SYSTEMVERILOG VERIFICATION ENGINEER

AIRSPAN CAREERS; Plano (TX); Hybrid; USD 100,000 - 140,000; Full time

Job summary

A leading provider of 4G and 5G network solutions is seeking a UVM SystemVerilog Verification Engineer to join their team in Texas or a remote capacity. The role involves developing and executing verification plans, ensuring compliance with specifications. Candidates should possess a Bachelor’s or Master’s in Electrical Engineering and 10 years of experience in FPGA systems verification, with strong expertise in SystemVerilog. Collaborative work in a fast-paced environment is essential.

Qualifications

• 10 years of experience in UVM-based verification of FPGA systems.
• Strong understanding of SystemVerilog and Universal Verification Methodology (UVM).
• Experience with simulation tools such as ModelSim or QuestaSim.

Responsibilities

• Develop and implement UVM-based verification plans and test strategies for FPGA designs.
• Perform functional, system-level, and regression testing for digital hardware components.
• Analyze test results, debug issues, and collaborate with design teams to resolve defects.

Skills

UVM-based verification

SystemVerilog

Python

C/C++

debugging skills

analytical skills

Education

Bachelor’s or Master’s degree in Electrical Engineering or related fields

Tools

ModelSim

QuestaSim

Job description

Location: Warren, New Jersey, Plano, TX or REMOTE U.S.

Company: AirSpan Networks

About AirSpan

AirSpan Networks is a global provider of innovative 4G and 5G network solutions, enabling efficient and cost-effective connectivity for operators, enterprises, and industrial applications. We are looking for a skilled UVM SystemVerilog Verification Engineer to join our dynamic team and contribute to the validation and testing of our cutting‑edge communication technologies.

Job Description

As a UVM Verification Engineer, you will be responsible for developing and executing test plans using Universal Verification Methodology (UVM) to validate the functionality, performance, and reliability of AirSpan’s ASIC and FPGA designs. You will work closely with design and development teams to ensure compliance with specifications and industry standards.

Key Responsibilities

• Develop and implement UVM‑based verification plans and test strategies for FPGA designs.
• Perform functional, system‑level, and regression testing for digital hardware components.
• Create test benches, test cases, and automation frameworks in System Verilog.
• Analyze test results, debug issues, and collaborate with design teams to resolve defects.
• Ensure compliance with industry standards and customer requirements.
• Provide documentation and reports on test procedures, results, and defect tracking.
• Continuously optimize test processes and tools to improve efficiency and accuracy.

Qualifications & Experience

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related fields.
• 10 years of experience in UVM‑based verification of FPGA systems.
• Strong understanding of SystemVerilog and Universal Verification Methodology (UVM).
• Proficiency in scripting languages such as Python or Perl for automation.
• Experience with simulation tools such as ModelSim or QuestaSim.
• Experience with C/C++.
• Experience in implementing Bit Accurate Models and debugging DSP designs.
• Familiarity with debugging tools, coverage metrics, and formal verification techniques.
• Strong problem‑solving and analytical skills with attention to detail.
• Knowledge of O‑RAN architecture and protocols for 4G and 5G networks.
• Ability to work collaboratively in a fast‑paced, cross‑functional team environment.

Preferred Skills

• Experience in verification of communication protocols.
• Knowledge of FPGA development and hardware description languages such as VHDL/Verilog.
• Understanding of hardware/software co‑verification techniques.