DRAM Layout Engineer: Lead IP Layout & Verification

Micron Technology, Inc

Tlaquepaque

Presencial

MXN 1.214.644 - 1.561.686

Jornada completa

14 días+
Generador de candidaturas

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays

Descripción de la vacante

Micron Technology, Inc in Tlaquepaque, Jalisco is seeking a DRAM Design Tech Layout Engineer to contribute to the design and development of IP layouts for DRAM chips. The role demands collaboration with global engineering teams and strong leadership in layout execution.

The ideal candidate will hold a BE/BTech or MTech in Electronic/VLSI Engineering and have over 3 years of experience in layout design, ensuring projects meet strict quality and performance standards.

The position includes a comprehensive benefits package, emphasizing equity and support for employees’ work-life balance.

Formación

  • 3+ years of experience in layout design using advanced CMOS processes.
  • Expertise in layout area and routing optimization.
  • Strong understanding of layout fundamentals.

Responsabilidades

  • Design and develop IP layouts used in DRAM chips.
  • Perform layout verification and quality checks.
  • Guide and lead team members in layout execution.

Conocimientos

Layout design using advanced CMOS processes
Leadership qualities
Collaboration with circuit designers and CAD teams
Problem-solving skills for physical verification

Educación

BE/BTech or MTech in Electronic/VLSI Engineering

Herramientas

Cadence tools (Virtuoso)
Mentor Calibre

Descripción del empleo

Micron Technology, Inc in Tlaquepaque, Jalisco is seeking a DRAM Design Tech Layout Engineer to contribute to the design and development of IP layouts for DRAM chips. The role demands collaboration with global engineering teams and strong leadership in layout execution.

The ideal candidate will hold a BE/BTech or MTech in Electronic/VLSI Engineering and have over 3 years of experience in layout design, ensuring projects meet strict quality and performance standards.

The position includes a comprehensive benefits package, emphasizing equity and support for employees’ work-life balance.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM Layout Engineer – IP Layout & Verification
DRAM Layout Engineer – IP Layout & Verification

Micron Memory Malaysia Sdn Bhd • Tlaquepaque

Presencial
MXN 600.000 - 900.000
DRAM IP Layout Engineer — Global Team Lead
DRAM IP Layout Engineer — Global Team Lead

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 693.962 - 1.040.943
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
DRAM Layout Design Engineer - CAD & Verification
DRAM Layout Design Engineer - CAD & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.471 - 780.707
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.124 - 1.388.165
DRAM Layout Design Engineer – IP Layout & Verification Lead
DRAM Layout Design Engineer – IP Layout & Verification Lead

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 867.603 - 1.388.165
DRAM Layout Engineer — Lead IP Design & Verification
DRAM Layout Engineer — Lead IP Design & Verification

micron • Xalisco

Presencial
MXN 420.000 - 540.000
DRAM Layout Engineer: IP Block Design & Verification
DRAM Layout Engineer: IP Block Design & Verification

Micron Technology • Jalisco

Presencial
MXN 480.000 - 720.000
DRAM Layout Engineer: Design & Verification Expert
DRAM Layout Engineer: Design & Verification Expert

micron • Xalisco

Presencial
MXN 670.000 - 1.339.000
DRAM Design Layout Engineer (IP & Verification)
DRAM Design Layout Engineer (IP & Verification)

Micron Technology, Inc • Tlaquepaque

Híbrido
MXN 350.000 - 550.000
Medical plan
Dental plan
Vision plan
+2
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 350.000 - 550.000
Medical plan
Dental plan
Vision plan
+2