DRAM IP Layout Engineer — Global Team Lead

Micron Technology, Inc

Tlaquepaque

Presencial

MXN 693.962 - 1.040.943

Jornada completa

14 días+

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Paid holidays

Descripción de la vacante

Micron Technology, Inc is looking for a DRAM Design Technology Layout Engineer in Tlaquepaque, Jalisco. You will design and develop IP layouts for DRAM chips, ensuring engineering and process-related criteria are adhered to, while collaborating globally to ensure project success.

Ideal candidates will have a Bachelor's degree in Electrical Engineering or similar, with at least 3 years of layout design experience, and expertise in Cadence tools. The position offers comprehensive benefits including medical and paid time off.

Formación

  • Minimum of 3 years of experience in layout design.
  • Ability to perform IP layout development and physical verification.
  • Expertise in layout area and routing optimization.

Responsabilidades

  • Design and develop IP layouts used in DRAM chips.
  • Perform layout verification and provide quality checks.
  • Deliver block-level layouts on time.

Conocimientos

Layout design in advanced CMOS process
IP layout development
Electro-migration
Cadence tools
Problem-solving skills

Educación

Bachelor’s degree in Electrical, Electronics, Mechatronics, Robotics, Biomedical Engineering or related field

Herramientas

Cadence Virtuoso
Mentor Calibre

Descripción del empleo

Micron Technology, Inc is looking for a DRAM Design Technology Layout Engineer in Tlaquepaque, Jalisco. You will design and develop IP layouts for DRAM chips, ensuring engineering and process-related criteria are adhered to, while collaborating globally to ensure project success.

Ideal candidates will have a Bachelor's degree in Electrical Engineering or similar, with at least 3 years of layout design experience, and expertise in Cadence tools. The position offers comprehensive benefits including medical and paid time off.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM Layout Engineer: Lead IP Layout & Verification
DRAM Layout Engineer: Lead IP Layout & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.000 - 1.562.000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.000 - 1.389.000
DRAM Layout Engineer – IP Layout & Verification
DRAM Layout Engineer – IP Layout & Verification

Micron Memory Malaysia Sdn Bhd • Tlaquepaque

Presencial
MXN 600.000 - 900.000
DRAM Layout Design Engineer - CAD & Verification
DRAM Layout Design Engineer - CAD & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.000 - 781.000
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
Senior DRAM Design Engineer — CMOS & Layout
Senior DRAM Design Engineer — CMOS & Layout

Micron Memory Malaysia Sdn Bhd • Tlaquepaque

Presencial
MXN 900.000 - 1.300.000
DRAM Layout Design Engineer – IP Layout & Verification Lead
DRAM Layout Design Engineer – IP Layout & Verification Lead

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 867.000 - 1.389.000
Lead DRAM Layout Design Engineer — Mixed-Signal Focus
Lead DRAM Layout Design Engineer — Mixed-Signal Focus

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 600.000 - 800.000
DRAM Layout Design Engineer
DRAM Layout Design Engineer

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 693.000 - 1.041.000
Lead Analog/Mixed-Signal Layout Engineer
Lead Analog/Mixed-Signal Layout Engineer

Micron Technology • Tlaquepaque

Presencial
MXN 420.000 - 620.000
Senior Analog/Mixed-Signal Layout Engineer - DDR Lead
Senior Analog/Mixed-Signal Layout Engineer - DDR Lead

Micron Technology • Tlaquepaque

Presencial
MXN 1.040.000 - 1.561.000