DRAM IP Layout Engineer — Global Team Lead

Micron Technology, Inc

Tlaquepaque

Presencial

MXN 693.962 - 1.040.943

Jornada completa

14 días+
Generador de candidaturas

A complete application in a minute — tailored resume and cover letter, ready to send.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Paid holidays

Descripción de la vacante

Micron Technology, Inc is looking for a DRAM Design Technology Layout Engineer in Tlaquepaque, Jalisco. You will design and develop IP layouts for DRAM chips, ensuring engineering and process-related criteria are adhered to, while collaborating globally to ensure project success.

Ideal candidates will have a Bachelor's degree in Electrical Engineering or similar, with at least 3 years of layout design experience, and expertise in Cadence tools. The position offers comprehensive benefits including medical and paid time off.

Formación

  • Minimum of 3 years of experience in layout design.
  • Ability to perform IP layout development and physical verification.
  • Expertise in layout area and routing optimization.

Responsabilidades

  • Design and develop IP layouts used in DRAM chips.
  • Perform layout verification and provide quality checks.
  • Deliver block-level layouts on time.

Conocimientos

Layout design in advanced CMOS process
IP layout development
Electro-migration
Cadence tools
Problem-solving skills

Educación

Bachelor’s degree in Electrical, Electronics, Mechatronics, Robotics, Biomedical Engineering or related field

Herramientas

Cadence Virtuoso
Mentor Calibre

Descripción del empleo

Micron Technology, Inc is looking for a DRAM Design Technology Layout Engineer in Tlaquepaque, Jalisco. You will design and develop IP layouts for DRAM chips, ensuring engineering and process-related criteria are adhered to, while collaborating globally to ensure project success.

Ideal candidates will have a Bachelor's degree in Electrical Engineering or similar, with at least 3 years of layout design experience, and expertise in Cadence tools. The position offers comprehensive benefits including medical and paid time off.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM Layout Engineer: Lead IP Layout & Verification
DRAM Layout Engineer: Lead IP Layout & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.644 - 1.561.686
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.124 - 1.388.165
DRAM Layout Engineer – IP Layout & Verification
DRAM Layout Engineer – IP Layout & Verification

Micron Memory Malaysia Sdn Bhd • Tlaquepaque

Presencial
MXN 600.000 - 900.000
DRAM Layout Design Engineer - CAD & Verification
DRAM Layout Design Engineer - CAD & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.471 - 780.707
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
DRAM Layout Design Engineer – IP Layout & Verification Lead
DRAM Layout Design Engineer – IP Layout & Verification Lead

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 867.603 - 1.388.165
DRAM Layout Engineer — Lead IP Design & Verification
DRAM Layout Engineer — Lead IP Design & Verification

micron • Xalisco

Presencial
MXN 420.000 - 540.000
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 350.000 - 550.000
Medical plan
Dental plan
Vision plan
+2
DRAM Layout Engineer: IP Block Design & Verification
DRAM Layout Engineer: IP Block Design & Verification

Micron Technology • Jalisco

Presencial
MXN 480.000 - 720.000
DRAM Design Layout Engineer (IP & Verification)
DRAM Design Layout Engineer (IP & Verification)

Micron Technology, Inc • Tlaquepaque

Híbrido
MXN 350.000 - 550.000
Medical plan
Dental plan
Vision plan
+2
DRAM Layout Engineer: Design & Verification Expert
DRAM Layout Engineer: Design & Verification Expert

micron • Xalisco

Presencial
MXN 670.000 - 1.339.000