DRAM IP Layout Intern — AI-Driven Automation

Micron

Jalisco

Presencial

MXN 89.000 - 134.000

A tiempo parcial

Hace 5 días
Sé de los primeros/as/es en solicitar esta vacante

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Descripción de la vacante

Micron Technology in Mexico invites applications for a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will work alongside experienced engineers on floorplanning, placement, routing, and physical verification, while exploring automation and AI-supported tooling.

Ideal candidates are pursuing a Bachelor’s degree in Electrical or Computer Engineering with graduation planned for December 2027 and have Python or

Formación

  • Pursuing a Bachelor's degree in engineering disciplines; graduation December 2027 expected.
  • Experience with at least one scripting language such as Python or Perl.
  • Strong time management and communication skills.

Responsabilidades

  • Develop the layout of selected analog and digital IP layout cells under the guidance of experienced layout engineers.
  • Perform Design Rule Check (DRC) and Layout Versus Schematic (LVS) verification and document findings.
  • Create and deliver technical reports summarizing design work, verification results, and key lessons learned.
  • Design and implement a SKILL-based automation solution to improve layout design or verification processes, increasing engineering efficiency and quality.
  • Support engineering activities through AI-assisted development methodologies and productivity tools.

Conocimientos

Python scripting
Time management
Verbal and written communication

Educación

Bachelor's degree in Electrical Engineering, Electronics Engineering, Mechatronics, Robotics, Nanotechnology, Computer Engineering

Herramientas

Cadence
Synopsys

Descripción del empleo

Micron Technology in Mexico invites applications for a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will work alongside experienced engineers on floorplanning, placement, routing, and physical verification, while exploring automation and AI-supported tooling.

Ideal candidates are pursuing a Bachelor’s degree in Electrical or Computer Engineering with graduation planned for December 2027 and have Python or

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM IP Layout Intern — Automation & AI
DRAM IP Layout Intern — Automation & AI

Micron Technology • Tlaquepaque

Presencial
MXN 45.000 - 89.000
DRAM IP Layout Intern: Design & Automation
DRAM IP Layout Intern: Design & Automation

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 89.000 - 156.000
Relocation TBD
DRAM Layout Engineer Intern: Design, Verify & Innovate
DRAM Layout Engineer Intern: Design, Verify & Innovate

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 134.000 - 201.000
DRAM Layout Engineer: VLSI/EDA Design
DRAM Layout Engineer: VLSI/EDA Design

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology • Tlaquepaque

Presencial
MXN 45.000 - 89.000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 89.000 - 156.000
Relocation TBD
Design Verification Engineer Intern – Memory & AI Automation
Design Verification Engineer Intern – Memory & AI Automation

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 67.000 - 112.000
Memory Design Engineer Intern
Memory Design Engineer Intern

Micron Technology • Tlaquepaque

Presencial
MXN 450.000 - 750.000
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.000 - 1.389.000
DRAM Layout Engineer: Analog & Digital Design
DRAM Layout Engineer: Analog & Digital Design

Micron • Jalisco

Presencial
MXN 134.000 - 201.000