TPU RTL Design Engineer: AI/ML Hardware, Equity & Bonus

Google LLC

Sunnyvale (CA)

On-site

USD 138,000 - 197,000

Full time

24 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google Sunnyvale, CA is seeking a Share TPU Hardware Design Engineer, Cloud to help shape the future of AI/ML hardware acceleration and drive TPU technology powering Google''s most demanding AI/ML applications.

You will work on the on-chip network of TPUs, design and verify wide RTL blocks, and collaborate with Verification, Physical Design, Validation, and Firmware teams to deliver high-performance hardware for data centers.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience in RTL design.
  • Experience with digital design and microarchitecture design.

Responsibilities

  • Define TPU microarchitecture and develop high-quality, performant and power-efficient SystemVerilog RTL code for complex digital designs.
  • Partner with Verification teams to develop test plans, debug RTL, and ensure functional correctness, alongside supporting post-silicon validation efforts.
  • Collaborate closely with the Physical Design team to successfully meet stringent timing, area, power, and manufacturability requirements.
  • Work seamlessly with internal Partner teams to support and drive critical design integration efforts across the ecosystem.

Skills

RTL design
Digital design
Microarchitecture design

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience

Job description

Google Sunnyvale, CA is seeking a Share TPU Hardware Design Engineer, Cloud to help shape the future of AI/ML hardware acceleration and drive TPU technology powering Google''s most demanding AI/ML applications.

You will work on the on-chip network of TPUs, design and verify wide RTL blocks, and collaborate with Verification, Physical Design, Validation, and Firmware teams to deliver high-performance hardware for data centers.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

TPU RTL Design Engineer for AI Hardware
TPU RTL Design Engineer for AI Hardware

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Performance bonus
Equity
Benefits
TPU SoC Design Engineer: AI Hardware Accelerator
TPU SoC Design Engineer: AI Hardware Accelerator

Google • Town of Montana (WI)

On-site
USD 116,000 - 165,000
TPU RTL Design Engineer – AI Hardware Interconnect + Equity
TPU RTL Design Engineer – AI Hardware Interconnect + Equity

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
TPU Compute RTL Design Engineer for AI Hardware
TPU Compute RTL Design Engineer for AI Hardware

Google • Austin (TX)

On-site
USD 138,000 - 197,000
TPU PCIe Design Lead & RTL Architect
TPU PCIe Design Lead & RTL Architect

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
TPU RTL Design Engineer for AI Hardware Acceleration
TPU RTL Design Engineer for AI Hardware Acceleration

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
TPU Compute RTL Design Engineer - AI Hardware Innovator
TPU Compute RTL Design Engineer - AI Hardware Innovator

Google Inc. • Austin (TX)

Hybrid
USD 138,000 - 197,000
Equity
Benefits
TPU SoC RTL Design Engineer — Equity & Impact
TPU SoC RTL Design Engineer — Equity & Impact

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
TPU RTL Silicon Design Manager — Lead AI Hardware
TPU RTL Silicon Design Manager — Lead AI Hardware

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target
Benefits
RTL Design Engineer for TPU ASIC – AI Hardware
RTL Design Engineer for TPU ASIC – AI Hardware

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity benefits