SoC Digital Design Engineer (Video Codec Hardware)

TikTok

San Jose (CA)

On-site

USD 156,000 - 317,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical insurance
401(k) with company match
Paid parental leave
Disability coverage
Wellbeing benefits
10 paid holidays per year
10 paid sick days per year
Paid Personal Time

Job summary

TikTok is seeking a video codec design engineer to help build scalable FPGA/ASIC hardware accelerators for advanced video encoding and processing. You will contribute to arch design, RTL implementation, and front-end quality checks on SoC top or subsystems, collaborating with verification and backend teams.

The role emphasizes low-power design, clock gating, and UPF workflows, with candidates having Verilog/SystemVerilog mastery and experience with EDA tools.

Qualifications

  • Bachelor's degree or higher in Microelectronics, Integrated Circuits, Computer Science, Electrical Engineering, or a related field.
  • 1+ years of experience in digital front-end design (open to highly promising candidates with less experience).
  • Mastery of Verilog/SystemVerilog and a solid foundation in digital circuits.
  • Proficiency with mainstream front-end EDA tools (Spyglass, Design Compiler, PrimeTime).
  • Fluent in at least one scripting language (Python, Perl, Tcl, Makefile) for workflow automation.

Responsibilities

  • Architecture Design: Define the architecture of SoC top or subsystems and evaluate power, performance, and area early in design.
  • RTL Implementation: Write high-quality RTL code (Verilog/SystemVerilog) and maintain design documentation.
  • Front-End Quality Control: Perform Lint, CDC, and RDC checks to ensure code quality and robustness.
  • Cross-Functional Collaboration: Work with Verification, Backend, and Mid-end teams on Synthesis, DRC/STA, and power optimization.
  • Low Power Design: Contribute to chip low-power strategies and UPF flows, including Clock Gating and Power Gating.

Education

Bachelor's degree or higher in Microelectronics, Integrated Circuits, Computer Science, Electrical Engineering, or a related field

Tools

Spyglass
Design Compiler
PrimeTime

Job description

TikTok is seeking a video codec design engineer to help build scalable FPGA/ASIC hardware accelerators for advanced video encoding and processing. You will contribute to arch design, RTL implementation, and front-end quality checks on SoC top or subsystems, collaborating with verification and backend teams.

The role emphasizes low-power design, clock gating, and UPF workflows, with candidates having Verilog/SystemVerilog mastery and experience with EDA tools.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior SoC Digital Design Engineer - Video Codec Hardware
Senior SoC Digital Design Engineer - Video Codec Hardware

TikTok • San Jose (CA)

On-site
USD 213,000 - 450,000
Health insurance
401(k) plan
Paid parental leave
+6
SoC Verification Engineer — SystemVerilog & UVM Expert
SoC Verification Engineer — SystemVerilog & UVM Expert

TikTok • San Jose (CA)

On-site
USD 162,000 - 317,000
Senior Video Codec ASIC Design Engineer
Senior Video Codec ASIC Design Engineer

ByteDance • San Jose (CA)

On-site
USD 218,000 - 480,000
Health insurance
401(k) plan with company match
Paid parental leave
+6
Senior SoC Video Verification Engineer - Multimedia Lab
Senior SoC Video Verification Engineer - Multimedia Lab

TikTok • San Jose (CA)

On-site
USD 213,000 - 450,000
Graduate ASIC Design Engineer – Video Codec Hardware
Graduate ASIC Design Engineer – Video Codec Hardware

Bytedance • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 230,000
Video Silicon IP ASIC Design Engineer
Video Silicon IP ASIC Design Engineer

ByteDance • San Jose (CA)

On-site
USD 162,000 - 317,000
Video ASIC Design Engineer: High-Performance Codec IP
Video ASIC Design Engineer: High-Performance Codec IP

Bytedance • San Jose (CA)

On-site
USD 120,000 - 190,000
Senior ASIC Design Engineer: Video Codec & RTL Expert
Senior ASIC Design Engineer: Video Codec & RTL Expert

Bytedance • San Jose (CA)

On-site
USD 180,000 - 240,000
Graduate ASIC Design Engineer – Video Codec
Graduate ASIC Design Engineer – Video Codec

ByteDance • San Jose (CA)

On-site
USD 128,000 - 317,000
Video Codec ASIC Verification Engineer
Video Codec ASIC Verification Engineer

ByteDance • San Jose (CA)

On-site
USD 218,000 - 480,000
Medical insurance
Dental & Vision insurance
401(k) with company match
+7