Senior Power SiP & Flip-Chip Package Designer

Renesas

Tempe (AZ)

On-site

USD 120,000 - 190,000

Full time

46 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Renesas Electronics is seeking an experienced packaging engineer in Tempe, AZ to design and develop advanced power SiP/module and flip-chip interconnect technologies. You will lead qualification programs, select materials, and coordinate with OSAT/CM partners to meet schedule and quality targets.

You will work closely with Product and Reliability teams to validate new packages, establish process specs, and drive ramp‑up confidently while solving production-integration challenges across

Qualifications

  • Doctorate/Masters / Bachelor’s Degree in Physics, Chemistry, Mechanical, Electrical or Materials Engineering.

Responsibilities

  • Design and develop package and interconnect methods for Renesas’s packaging needs in Power SiP/modules, flip-chip LGA, multi-chip module with substrate or embedded die/capacitor and power device packaging.
  • Package technologies qualification for consumer & industrial power as well as automotive power applications.
  • Benchmark, select and qualify suitable materials, processes and assembly subcontractors (OSAT) or contract manufacturers (CM).
  • Work with OSAT/CM to develop, run DOE to optimize processes and establish process spec.
  • Work with Product groups and Reliability team, qualify new packages and processes within required time frame.
  • Resolve all process integration issues by ensuring all window checks are done on critical process steps.
  • Establish production controls and monitor to ensure there is no room for quality incidents.
  • Ensure smooth transition into production & implement ramp up monitor.
  • Work with OSAT/CM to monitor and resolve process issues early in the production stage to ensure only parts with superior quality shipped to customer.
  • Develop and maintain technical expertise on advances and innovations in power SiP/modules, wafer level packaging & flip chip interconnects in LGA.
  • Participate in packaging roadmap development & focus on execution.
  • Address internal and external customer complains working with peers of Marketing, Product groups, Quality and Operations organization to satisfy growth in businesses.

Skills

Power packaging knowledge
Interpersonal & communication skills
Analytical & presentation skills

Education

Doctorate/Masters/Bachelor’s in Physics, Chemistry, Mechanical, Electrical or Materials Engineering

Job description

Renesas Electronics is seeking an experienced packaging engineer in Tempe, AZ to design and develop advanced power SiP/module and flip-chip interconnect technologies. You will lead qualification programs, select materials, and coordinate with OSAT/CM partners to meet schedule and quality targets.

You will work closely with Product and Reliability teams to validate new packages, establish process specs, and drive ramp‑up confidently while solving production-integration challenges across

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Power Packaging Engineer – SiP/Flip-Chip
Senior Power Packaging Engineer – SiP/Flip-Chip

Renesas Electronics Corp. • Tempe (AZ)

On-site
USD 120,000 - 180,000
Senior Power Packaging Engineer – SiP & WLP
Senior Power Packaging Engineer – SiP & WLP

Renesas Electronics Corporation • Tempe (AZ)

On-site
USD 120,000 - 180,000
Senior Manager, Power Package Design & NPI
Senior Manager, Power Package Design & NPI

Renesas Electronics Corporation • Tempe (AZ)

On-site
USD 180,000 - 240,000
Senior Power Package Design Engineer – SiP/Flip-Chip
Senior Power Package Design Engineer – SiP/Flip-Chip

Renesas Electronics Corporation • Plano (TX)

On-site
USD 150,000 - 210,000
Principal Power SiP Packaging Engineer
Principal Power SiP Packaging Engineer

Renesas Electronics Corp. • Plano (TX)

On-site
USD 120,000 - 180,000
Senior Power Package Design Lead
Senior Power Package Design Lead

Renesas Electronics Corp. • Arizona

On-site
USD 140,000 - 200,000
Lead Power Package Design Engineer (SiP/Flip-Chip)
Lead Power Package Design Engineer (SiP/Flip-Chip)

Renesas Electronics Corp. • Town of Texas (WI)

On-site
USD 150,000 - 230,000
Senior Power Package Design & NPI Leader
Senior Power Package Design & NPI Leader

Renesas Electronics Corp. • Tempe (AZ)

On-site
USD 180,000 - 240,000
Competitive benefits package
Lead Power Packaging Engineer – SiP & Wafer-Level Tech
Lead Power Packaging Engineer – SiP & Wafer-Level Tech

Renesas Electronics Corp. • Arizona

On-site
USD 180,000 - 240,000
Power Packaging Design & NPI Lead
Power Packaging Design & NPI Lead

Renesas • Tempe (AZ)

On-site
USD 150,000 - 210,000