Senior Design Verification Engineer - High-Perf IP & NoC

Etched.ai, Inc.

San Jose (CA)

On-site

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
Relocation support
Various wellness benefits
Daily lunch + dinner in office

Job summary

A leading technology firm in San Jose is seeking a Design Verification Engineer to join its Internal IP DV team. The ideal candidate will develop UVM/SystemVerilog testbenches and ensure robust high-performance custom IPs. Candidates should possess strong debugging skills and knowledge in computer architecture. The role includes collaboration with various teams to validate functionality. Competitive medical and wellness benefits are offered, alongside a housing subsidy and relocation support.

Qualifications

  • Proficiency with UVM and SystemVerilog.
  • Strong debugging and problem-solving skills for complex digital designs.
  • Solid knowledge of computer architecture and digital design fundamentals.
  • Hands-on experience verifying datapaths, memory systems, interconnects, or high-throughput fabrics.

Responsibilities

  • Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs.
  • Define and execute verification plans for correctness and performance.
  • Debug complex datapath and protocol issues in RTL and testbench environments.
  • Work with architects and designers to validate functionality and design intent.
  • Partner with SW, FW, and emulation teams for end-to-end debug coverage.
  • Contribute to reusable DV infrastructure and methodology improvements.

Skills

UVM
SystemVerilog
Debugging
Problem-solving
Computer architecture

Tools

Python
Perl
TCL

Job description

A leading technology firm in San Jose is seeking a Design Verification Engineer to join its Internal IP DV team. The ideal candidate will develop UVM/SystemVerilog testbenches and ensure robust high-performance custom IPs. Candidates should possess strong debugging skills and knowledge in computer architecture. The role includes collaboration with various teams to validate functionality. Competitive medical and wellness benefits are offered, alongside a housing subsidy and relocation support.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer for High-Performance IP
Design Verification Engineer for High-Performance IP

Etched • San Jose (CA)

On-site
USD 120,000 - 170,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+3
Design Verification Engineer — High-Perf IPs & NoCs
Design Verification Engineer — High-Perf IPs & NoCs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 100,000 - 150,000
Medical, dental, and vision packages
$500 monthly credit for waiving medical benefits
Housing subsidy of $2k per month
+3
Design Verification Engineer: High-Performance IP & NoCs
Design Verification Engineer: High-Performance IP & NoCs

Etched • Austin (TX)

On-site
USD 120,000 - 160,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+2
Design Verification Engineer – Systolic Arrays & NoCs
Design Verification Engineer – Systolic Arrays & NoCs

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
SoC Design Verification Engineer — Performance & Silicon
SoC Design Verification Engineer — Performance & Silicon

Etched • San Jose (CA)

On-site
USD 140,000 - 190,000
Medical, dental, and vision packages
Housing subsidy of $2k per month
Relocation support
+2
Senior Interface IP Verification Engineer
Senior Interface IP Verification Engineer

Etched • Austin (TX)

Hybrid
USD 120,000 - 160,000
Medical, dental, and vision packages
Housing subsidy
Relocation support
+2
Interface IP DV Engineer for High-Performance ASICs
Interface IP DV Engineer for High-Performance ASICs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision packages
$500 credit for waiving medical benefits
Housing subsidy of $2k per month
+2
Senior Verification Engineer – UVM, SoC Memory & PCIe
Senior Verification Engineer – UVM, SoC Memory & PCIe

Tara Technical Solutions (TTS) • San Jose (CA)

On-site
USD 130,000 - 192,000
Senior SoC Verification Engineer — PCIe/UVM & IP
Senior SoC Verification Engineer — PCIe/UVM & IP

Sintegra Inc. • Sunnyvale (CA)

On-site
USD 119,000 - 258,000
Design Verification Engineer – High-Performance Inference IP
Design Verification Engineer – High-Performance Inference IP

The Consensus • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision packages
Housing subsidy
Relocation support
+3