Design Verification Engineer for High-Performance IP

Etched

San Jose (CA)

On-site

USD 120,000 - 170,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
Relocation support
Wellness benefits
Daily lunch + dinner in the office

Job summary

A cutting-edge technology company in San Jose is looking for a Design Verification Engineer. This role involves ensuring custom IPs are robust and silicon-ready, developing testbenches, defining verification plans, and collaborating with various teams. Strong proficiency in UVM and SystemVerilog is required, alongside a deep understanding of digital design. The position offers competitive benefits including medical coverage and a housing subsidy for local employees. Join a dynamic team where engineering and research intersect.

Qualifications

  • Proficiency with UVM and SystemVerilog.
  • Strong debugging skills for complex digital designs.
  • Solid knowledge of computer architecture and digital design fundamentals.
  • Experience verifying datapaths, memory systems, or high-throughput fabrics.

Responsibilities

  • Develop and maintain UVM/SystemVerilog testbenches for IPs.
  • Define and execute verification plans for correctness and performance.
  • Debug complex datapath and protocol issues.
  • Work with architects and designers for validation.
  • Partner with SW and FW teams for end-to-end coverage.
  • Contribute to DV infrastructure and methodology improvements.

Skills

UVM
SystemVerilog
Debugging and problem-solving
Computer architecture knowledge

Job description

A cutting-edge technology company in San Jose is looking for a Design Verification Engineer. This role involves ensuring custom IPs are robust and silicon-ready, developing testbenches, defining verification plans, and collaborating with various teams. Strong proficiency in UVM and SystemVerilog is required, alongside a deep understanding of digital design. The position offers competitive benefits including medical coverage and a housing subsidy for local employees. Join a dynamic team where engineering and research intersect.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer — High-Perf IPs & NoCs
Design Verification Engineer — High-Perf IPs & NoCs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 100,000 - 150,000
Medical, dental, and vision packages
$500 monthly credit for waiving medical benefits
Housing subsidy of $2k per month
+3
Design Verification Engineer – Systolic Arrays & NoCs
Design Verification Engineer – Systolic Arrays & NoCs

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
$500 monthly medical benefits credit
Housing subsidy of $2k per month
+3
SoC Design Verification Engineer — Performance & Silicon
SoC Design Verification Engineer — Performance & Silicon

Etched • San Jose (CA)

On-site
USD 140,000 - 190,000
Medical, dental, and vision packages
Housing subsidy of $2k per month
Relocation support
+2
Design Verification Engineer
Design Verification Engineer

Mumba Technologies, Inc. • San Jose (CA)

On-site
USD 150,000 - 210,000
SoC Design Verification Engineer – Performance & Silicon
SoC Design Verification Engineer – Performance & Silicon

Etched • Austin (TX)

On-site
USD 100,000 - 130,000
Medical, dental, and vision packages
$500 monthly credit for waiving medical benefits
Wellness benefits for fitness and mental health
+1
ASIC/SoC Performance Verification Engineer
ASIC/SoC Performance Verification Engineer

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+3
Design Verification Engineer
Design Verification Engineer

Sintegra Inc. • Sunnyvale (CA)

On-site
USD 119,800 - 258,000
Design Verification Engineer - AI ASIC IP UVM/SystemVerilog
Design Verification Engineer - AI ASIC IP UVM/SystemVerilog

Etched.ai, Inc. • Austin (TX)

Hybrid
USD 90,000 - 120,000
Medical, dental, and vision packages
$500 credit for waiving medical benefits
Wellness benefits covering fitness and mental health
+1
Interface IP DV Engineer for High-Performance ASICs
Interface IP DV Engineer for High-Performance ASICs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision packages
$500 credit for waiving medical benefits
Housing subsidy of $2k per month
+2
Design Verification Engineer – High-Performance Inference IP
Design Verification Engineer – High-Performance Inference IP

The Consensus • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision packages
Housing subsidy
Relocation support
+3