Senior Circuit Architect: High-Speed SerDes & HSIO Lead

Ampere Computing LLC

Santa Clara (CA)

On-site

USD 280,000 - 420,000

Full time

37 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance
401K retirement plan
Unlimited flextime
10+ paid holidays
Snacks and beverages

Job summary

Ampere Computing LLC in Santa Clara, CA seeks a Distinguished Circuit Engineer to lead HSIO/SerDes direction for high-speed interfaces on advanced nodes. You’ll own end-to-end specs, drive in-house IP, and collaborate with vendors and foundries to deliver reliable server SoCs.

You will mentor engineers, influence roadmaps, and ensure robust post-silicon validation and production readiness across Die-to-Die, memory, and peripheral IOs.

Qualifications

  • Proven leadership in high-speed SerDes and mixed-signal PHY silicon development.
  • Experience taking complex SerDes (PAM4/NRZ, D2D, PCIe, DDR, or UCIe) from concept to high-volume production on advanced nodes.
  • Deep expertise in analog/mixed-signal design (TX/RX, PLLs, clocking, equalization) across PVT corners.
  • Strong knowledge of high-frequency signaling, PDN, crosstalk, and package parasitics.
  • Hands-on post-silicon validation using lab instruments and automated test flows.
  • Excellent cross-functional communication and vendor/foundry collaboration.

Responsibilities

  • Define the technical roadmap for HSIO/SerDes, IP development, and integration of server SoCs.
  • Lead in-house IP design and manage external IP partnerships with vendors and foundries.
  • Specify detailed IP electrical, functional, and timing requirements with SoC and packaging teams.
  • Guide circuit architectures (analog/mixed-signal) and oversee end-to-end implementation from spec to production.
  • Directed post-silicon characterization, debugging, and yield-focused validation.
  • Mentor engineers, influence leadership, and align roadmaps across organizations.

Skills

SerDes design
Mixed-signal design
Lab validation
Power integrity
Leadership
EDA tools (Cadence/Synopsys)

Education

Electrical or Computer Engineering degree

Tools

Cadence Virtuoso
Spectre/CustomSim
Synopsys PrimeSim/FineSim

Job description

Ampere Computing LLC in Santa Clara, CA seeks a Distinguished Circuit Engineer to lead HSIO/SerDes direction for high-speed interfaces on advanced nodes. You’ll own end-to-end specs, drive in-house IP, and collaborate with vendors and foundries to deliver reliable server SoCs.

You will mentor engineers, influence roadmaps, and ensure robust post-silicon validation and production readiness across Die-to-Die, memory, and peripheral IOs.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Distinguished Circuit Engineer - HSIO/SerDes Lead
Senior Distinguished Circuit Engineer - HSIO/SerDes Lead

Ampere Computing LLC • Durham (NC)

On-site
USD 280,000 - 420,000
Health insurance
401(k) retirement plan
Unlimited flextime
+1
Senior Director of Engineering (High-Speed SERDES)
Senior Director of Engineering (High-Speed SERDES)

SBT • San Francisco (CA)

On-site
USD 160,000 - 230,000
Senior Analog IC Designer, High-Speed SerDes + Equity
Senior Analog IC Designer, High-Speed SerDes + Equity

Cadence Design Systems • San Jose (CA)

Hybrid
USD 137,000 - 254,000
Bonus
Equity
Benefits
Lead Analog IC Design Engineer – High-Speed SerDes
Lead Analog IC Design Engineer – High-Speed SerDes

Cadence • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Medical, dental and vision plans
Paid vacation and holidays
Senior High-Speed SerDes IC Designer (10+ Gbps)
Senior High-Speed SerDes IC Designer (10+ Gbps)

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Senior Analog IC Architect — SerDes & High-Speed I/O
Senior Analog IC Architect — SerDes & High-Speed I/O

Cadence • Mount Royal (NJ)

On-site
USD 180,000 - 240,000
Senior SIPI Engineer — High-Speed PDN & SerDes
Senior SIPI Engineer — High-Speed PDN & SerDes

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior SIPI Design Engineer: High-Speed SerDes & PDN
Senior SIPI Design Engineer: High-Speed SerDes & PDN

Microchip • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP with 2-year look back
Senior SoC Architect: Digital & High-Speed I/O Lead
Senior SoC Architect: Digital & High-Speed I/O Lead

Ignite Next GmbH • United States

Hybrid
USD 180,000 - 240,000
Insurance
Pension
Stock options
Hybrid High-Speed SerDes Design Engineer — San Jose
Hybrid High-Speed SerDes Design Engineer — San Jose

Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 180,000 - 260,000