Senior High-Speed SerDes IC Designer (10+ Gbps)

Cadence

San Jose (CA)

On-site

USD 137,000 - 254,000

Full time

5 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
Medical, dental and vision plans

Job summary

Cadence is seeking a Principal Analog IC Designer to lead the design and development of analog/mixed-signal IC blocks from concept through verification. The role requires deep expertise in CMOS SerDes/high-speed I/O, jitter control, and related CAD tools, with strong collaboration across teams.

Applicants should have 7+ years of CMOS SerDes experience and an MS/PhD in EE. On-site in California with competitive salary, bonus, equity, and comprehensive benefits.

Qualifications

  • 7+ years of CMOS SerDes or high-speed I/O design experience.
  • Knowledge of SerDes standards and electrical requirements is a plus.
  • Thorough understanding of jitter and signal equalization techniques.
  • Proficiency in CAD tools for circuit simulation, layout, and physical verification; Cadence experience preferred.
  • Lab test experience; design experience at >10Gbps and in <28nm tech is a plus.
  • MS or PhD in EE.

Responsibilities

  • Design and develop analog/mixed-signal IC blocks from concept/specification to verification against customer specs.
  • Work with cross-functional teams to ensure best-in-class performance and reliability.

Skills

SerDes design
Jitter techniques
Analog/mixed-signal design
High-speed I/O
Problem solving
Team collaboration
Communication skills
10Gbps design

Education

MS or PhD in EE

Tools

Cadence CAD tools

Job description

Cadence is seeking a Principal Analog IC Designer to lead the design and development of analog/mixed-signal IC blocks from concept through verification. The role requires deep expertise in CMOS SerDes/high-speed I/O, jitter control, and related CAD tools, with strong collaboration across teams.

Applicants should have 7+ years of CMOS SerDes experience and an MS/PhD in EE. On-site in California with competitive salary, bonus, equity, and comprehensive benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Analog IC Designer – SerDes & High-Speed
Senior Analog IC Designer – SerDes & High-Speed

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 80,000 - 148,000
Senior Analog IC Designer, High-Speed SerDes + Equity
Senior Analog IC Designer, High-Speed SerDes + Equity

Cadence Design Systems • San Jose (CA)

Hybrid
USD 137,000 - 254,000
Bonus
Equity
Benefits
Lead Analog IC Design Engineer – High-Speed SerDes
Lead Analog IC Design Engineer – High-Speed SerDes

Cadence • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Medical, dental and vision plans
Paid vacation and holidays
Senior Analog IC Architect — SerDes & High-Speed I/O
Senior Analog IC Architect — SerDes & High-Speed I/O

Cadence • Mount Royal (NJ)

On-site
USD 180,000 - 240,000
High Speed Serdes I.C Engineer
High Speed Serdes I.C Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Principal Analog IC Design Engineer, High Speed SerDes
Principal Analog IC Design Engineer, High Speed SerDes

Cadence Design Systems • San Jose (CA)

Hybrid
USD 137,000 - 254,000
Bonus
Equity
Benefits
Senior SerDes Analog Design
Senior SerDes Analog Design

Mulya Technologies • Austin (TX)

Hybrid
USD 120,000 - 150,000
Senior Principal Mixed-Signal Design Engineer (SerDes IP)
Senior Principal Mixed-Signal Design Engineer (SerDes IP)

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Lead Analog IC Design Engineer
Lead Analog IC Design Engineer

Cadence • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Medical, dental and vision plans
Paid vacation and holidays
Senior SerDes & High-Speed Analog IC Design Engineer
Senior SerDes & High-Speed Analog IC Design Engineer

Langham Recruitment • San Jose (CA)

On-site
USD 150,000 - 300,000
Comprehensive healthcare
401(k)
Paid leave
+1