Senior ASIC Physical Design Lead

Cisco

Austin (TX)

On-site

USD 187,000 - 268,000

Full time

9 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental, vision
401(k) matching
Parental leave

Job summary

Cisco Systems’ Common Hardware Group is seeking a senior physical design engineer to drive fullchip floorplanning, power grid planning, and signoff methodologies across advanced node technologies. You will collaborate with RTL, DFT, and EDA vendors to optimize performance, power, and die size.

The role requires deep experience with RTL2GDSII flows, up-to-date process technologies (7nm/5nm/3nm), and strong knowledge of AI-assisted design tools. This is a fulltime position based in the U.S.

Qualifications

  • Bachelor’s degree in Electrical Engineering or higher with relevant physical design experience.
  • Experience with RTL2GDSII flow and tapeouts in 7nm/5nm/3nm or below processes.
  • Experience with EDA tools such as Innovus, Tempus/Primetime, Redhawk/Voltus or Calibre/Pegasus.

Responsibilities

  • Perform fullchip floorplanning and power grid planning.
  • Collaborate with RTL, DFT, implementation, and tool teams to enable best-in-class design methodology.
  • Analyze tool flows to improve efficiency and reduce gaps.
  • Add expertise in low-power design using UPF.
  • Work with foundry and IP vendors to define signoff methodologies.

Skills

Fullchip floorplan
RTL-to-GDSII
Low-power design UPF
Python and AI tools

Education

Bachelor’s Degree in Electrical Engineering

Tools

Innovus
Tempus/Primetime
Redhawk/Voltus
Calibre/Pegasus

Job description

Cisco Systems’ Common Hardware Group is seeking a senior physical design engineer to drive fullchip floorplanning, power grid planning, and signoff methodologies across advanced node technologies. You will collaborate with RTL, DFT, and EDA vendors to optimize performance, power, and die size.

The role requires deep experience with RTL2GDSII flows, up-to-date process technologies (7nm/5nm/3nm), and strong knowledge of AI-assisted design tools. This is a fulltime position based in the U.S.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Physical Design Lead — Fullchip & AI-Driven
Senior ASIC Physical Design Lead — Fullchip & AI-Driven

Cisco Systems, Inc • San Jose (CA)

On-site
USD 187,000 - 268,000
Senior ASIC Physical Design Lead Fullchip Floorplanning
Senior ASIC Physical Design Lead Fullchip Floorplanning

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 187,000 - 268,000
Senior ASIC Physical Design Lead: Fullchip & Floorplanning
Senior ASIC Physical Design Lead: Fullchip & Floorplanning

Cisco Systems, Inc • San Jose (CA)

On-site
USD 187,000 - 268,000
Senior ASIC Physical Design Technical Lead (RTL-to-GDSII)
Senior ASIC Physical Design Technical Lead (RTL-to-GDSII)

Cisco Systems, Inc • San Jose (CA)

On-site
USD 214,000 - 310,000
Medical benefits
401(k) matching
Paid parental leave
Advanced ASIC Physical Design Engineer (RTL–to–GDSII)
Advanced ASIC Physical Design Engineer (RTL–to–GDSII)

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Advanced ASIC Physical Design Engineer
Advanced ASIC Physical Design Engineer

Cisco Systems, Inc • San Jose (CA)

On-site
USD 180,000 - 240,000
Senior ASIC Physical Design Lead, RTL-to-GDSII
Senior ASIC Physical Design Lead, RTL-to-GDSII

Cisco Systems, Inc • Austin (TX)

On-site
USD 214,000 - 310,000
Advanced ASIC Physical Design Engineer
Advanced ASIC Physical Design Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 150,000 - 230,000
Medical, dental & vision insurance
401(k) with company match
Paid parental leave
+4
ASIC Physical Design Engineer II: RTL-to-GDSII Specialist
ASIC Physical Design Engineer II: RTL-to-GDSII Specialist

Cisco Systems, Inc • San Jose (CA)

On-site
USD 126,000 - 203,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
Senior Physical Design Lead for High-Performance ASICs
Senior Physical Design Lead for High-Performance ASICs

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(k) matching
ESPP
+3