Advanced ASIC Physical Design Engineer

Cisco

San Jose (CA)

On-site

USD 180,000 - 240,000

Full time

32 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco is seeking a Physical Design Engineer to contribute to RTL-to-GDSII implementation for advanced semiconductor nodes. You will optimize floor planning, timing, and backend flows while collaborating with RTL, DFT, and EDA teams to deliver high-performance networking chips.

You should have a Master’s degree or a Bachelor’s with 2+ years of ASIC experience, with hands-on experience in industry tools and strong scripting skills.

Qualifications

  • Master’s degree in ASIC Physical Design or related field with relevant project work.
  • Bachelor’s degree with 2 years of work experience in ASIC/engineering.
  • Foundational knowledge of ASIC physical design concepts and workflows.

Responsibilities

  • Own and drive RTL-to-GDSII implementation for advanced nodes (sub-16nm to 3nm).
  • Define hierarchical floor planning, place-and-route, clock/power distribution and timing convergence.
  • Perform STA, setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts.
  • Implement and manage timing ECO strategies using tools like PrimeTime.
  • Identify gaps and recommend tool/flow/methodology improvements.
  • Collaborate with RTL, DFT, and EDA vendors to improve efficiency.
  • Evaluate new timing methodologies and provide debugging solutions.
  • Contribute to best practices and alignment across projects.

Skills

Python scripting
Tcl scripting
Perl scripting
RTL-to-GDSII

Education

Master’s degree in ASIC Physical Design
Bachelor’s degree with 2 years of experience

Tools

Cadence Innovus
Synopsys ICC2
Synopsys Design Compiler
Mentor Calibre
Synopsys ICV
PrimeTime

Job description

Cisco is seeking a Physical Design Engineer to contribute to RTL-to-GDSII implementation for advanced semiconductor nodes. You will optimize floor planning, timing, and backend flows while collaborating with RTL, DFT, and EDA teams to deliver high-performance networking chips.

You should have a Master’s degree or a Bachelor’s with 2+ years of ASIC experience, with hands-on experience in industry tools and strong scripting skills.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Advanced ASIC Physical Design Engineer
Advanced ASIC Physical Design Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 150,000 - 230,000
Medical, dental & vision insurance
401(k) with company match
Paid parental leave
+4
Senior ASIC Physical Design Lead - RTL-to-GDSII Expert
Senior ASIC Physical Design Lead - RTL-to-GDSII Expert

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 200,000 - 260,000
ASIC Physical Design Engineer II: RTL-to-GDSII Specialist
ASIC Physical Design Engineer II: RTL-to-GDSII Specialist

Cisco • San Jose (CA)

On-site
USD 126,000 - 203,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
ASIC Physical Design Engineer II - RTL-to-GDSII Innovator
ASIC Physical Design Engineer II - RTL-to-GDSII Innovator

Anysilicon • San Jose (CA)

Hybrid
USD 140,000 - 200,000
ASIC Physical Design Engineer II — RTL-to-GDSII Expert
ASIC Physical Design Engineer II — RTL-to-GDSII Expert

Cisco Systems, Inc • San Jose (CA)

On-site
USD 150,000 - 230,000
Senior ASIC Physical Design Technical Lead
Senior ASIC Physical Design Technical Lead

Anysilicon • San Jose (CA), Northern (KY)

On-site
USD 200,000 - 260,000
ASIC Physical Design Engineer II [Full Time] – United States
ASIC Physical Design Engineer II [Full Time] – United States

Anysilicon • San Jose (CA)

Hybrid
USD 140,000 - 200,000
Senior ASIC Physical Design Engineer – High-Speed Transceivers
Senior ASIC Physical Design Engineer – High-Speed Transceivers

WarmStart Ltd • Northern (KY)

Hybrid
USD 120,000 - 160,000
Senior ASIC Engineer: Verification and Physical Design
Senior ASIC Engineer: Verification and Physical Design

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000
Physical Design Engineer
Physical Design Engineer

ACL Digital • Austin (TX)

On-site
USD 100,000 - 130,000