Senior ASIC DFT Engineer — Test & Validation Leader

Good2go Recruiter

United States

On-site

USD 100,000 - 140,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Immediate vesting in 401(k) with 10% employer contribution
Generous Paid Time Off (PTO)
Medical insurance plans
Dental coverage
Vision insurance
Employer-paid life insurance
Short-term and long-term disability coverage
Flexible work environment

Job summary

Good2go Recruiter is seeking an experienced ASIC Design for Test (DFT) Engineer in the United States. The role involves defining, implementing, and validating DFT architectures for complex ASIC and SoC designs, ensuring high test coverage and manufacturability.

Responsibilities include collaborating with multi-functional teams, developing DFT solutions, and performing analysis to enhance design efficiency. The position offers competitive benefits including immediate 401(k) vesting and comprehensive medical coverage.

Qualifications

  • 5+ years of experience in ASIC, SoC, or semiconductor design engineering.
  • Strong experience with DFT methodologies including Scan Insertion, ATPG, and MBIST.
  • Experience performing Static Timing Analysis (STA) for DFT.

Responsibilities

  • Develop and implement DFT architectures for ASIC and SoC designs.
  • Analyze and improve stuck-at, transition, and fault coverage metrics.
  • Support manufacturing test development and yield improvement efforts.

Skills

DFT methodologies (Scan Insertion, ATPG, MBIST)
ASIC/SoC design engineering
Problem-solving and debugging skills
Communication and teamwork skills

Education

Bachelor's or Master's degree in Electrical Engineering or related field

Tools

DFT tools (Synopsys, Cadence, Mentor Tessent)

Job description

Good2go Recruiter is seeking an experienced ASIC Design for Test (DFT) Engineer in the United States. The role involves defining, implementing, and validating DFT architectures for complex ASIC and SoC designs, ensuring high test coverage and manufacturability.

Responsibilities include collaborating with multi-functional teams, developing DFT solutions, and performing analysis to enhance design efficiency. The position offers competitive benefits including immediate 401(k) vesting and comprehensive medical coverage.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Engineer for ASIC/SoC Test & Validation
Senior DFT Engineer for ASIC/SoC Test & Validation

Etched • San Jose (CA)

On-site
USD 160,000 - 230,000
Medical, dental, and vision insurance
Housing subsidy of $2k/month
Relocation support
+2
Senior DFT Engineer — ASIC/SoC Test & Debug Lead
Senior DFT Engineer — ASIC/SoC Test & Debug Lead

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision benefits
Housing subsidy of $2,000 per month
Relocation support
+2
Remote DFT Design Lead for ASICs
Remote DFT Design Lead for ASICs

itD Tech • Arizona

Hybrid
USD 150,000 - 230,000
Medical benefits
401K + matching
Paid holidays
+1
Lead ASIC DFT Architect — Remote & Flexible
Lead ASIC DFT Architect — Remote & Flexible

Tap Growth ai • California (MO)

Hybrid
USD 140,000 - 210,000
Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)
Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)

Qualcomm • Santa Clara (CA)

On-site
USD 142,000 - 214,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Lead ASIC DFT Architect - Testability & Post-Silicon Expert
Lead ASIC DFT Architect - Testability & Post-Silicon Expert

itD Tech • Carlsbad (CA), Allentown

Hybrid
USD 140,000 - 200,000
Lead ASIC DFT Architect
Lead ASIC DFT Architect

Accord Technologies Inc • San Jose (CA)

On-site
USD 130,000 - 170,000
Senior ASIC DFT Architect & Debug Leader
Senior ASIC DFT Architect & Debug Leader

ITMC Systems, Inc • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior ASIC DFT Engineer - Lead Debug & Validation (Remote)
Senior ASIC DFT Engineer - Lead Debug & Validation (Remote)

Accord Technologies Inc • San Jose (CA)

On-site
USD 150,000 - 180,000
Senior ASIC DFT Engineer - SoC Test & Silicon Debug
Senior ASIC DFT Engineer - SoC Test & Silicon Debug

Google • United States

On-site
USD 163,000 - 237,000