Senior ASIC Design & Verification Leader

Cisco Systems

San Jose (CA)

On-site

USD 187,000 - 268,000

Full time

30 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health insurance
401(k) matching
Paid parental leave
Stock/RSUs

Job summary

Cisco Systems is seeking an experienced ASIC Digital Design Engineer to drive high-quality structural and functional tests, diagnostic features, and IP development. You will work closely with Front-end RTL and backend physical design teams to ensure robust silicon solutions that meet Cisco’s performance standards.

Qualifications include 10+ years in ASIC digital design, Verilog/SystemVerilog, and experience with AMBA, JTAG, and memories.

Qualifications

  • 10+ years of ASIC digital design experience.
  • Proficiency in Verilog/SystemVerilog.
  • Experience with CDC/RDC concepts and implementation.
  • Experience with front-end verification tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification).
  • Experience with industry standard interfaces such as AMBA (AXI, APB, AHB), JTAG, memories.

Responsibilities

  • Drive high-quality structural and functional test and diagnostic feature implementation.
  • Develop and integrate IP with cross-functional teams.
  • Ensure test access including high-speed IO with protocol compliance for robust silicon solutions.
  • Collaborate with Front-end RTL and backend physical design teams to understand chip architecture.

Skills

ASIC digital design
Verilog/SystemVerilog
CDC/RDC concepts
Front-end tools
AMBA, JTAG, memories

Tools

Verilog simulators
Linting tools
CDC checkers
Synthesis tools
Formal verification

Job description

Cisco Systems is seeking an experienced ASIC Digital Design Engineer to drive high-quality structural and functional tests, diagnostic features, and IP development. You will work closely with Front-end RTL and backend physical design teams to ensure robust silicon solutions that meet Cisco’s performance standards.

Qualifications include 10+ years in ASIC digital design, Verilog/SystemVerilog, and experience with AMBA, JTAG, and memories.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Design Engineer - High-Performance RTL
Senior ASIC Design Engineer - High-Performance RTL

Cisco Systems, Inc • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior ASIC Technical Leader – RTL & DFT
Senior ASIC Technical Leader – RTL & DFT

Cisco Systems • Austin (TX)

On-site
USD 187,000 - 268,000
Lead ASIC DFT & Test Architect
Lead ASIC DFT & Test Architect

Cisco Systems, Inc • San Jose (CA)

On-site
USD 187,000 - 308,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
+1
Senior ASIC RTL Engineer — DFT & Verification Lead
Senior ASIC RTL Engineer — DFT & Verification Lead

Cisco Systems, Inc • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior ASIC RTL Design Engineer – Drive High‑Quality DFT
Senior ASIC RTL Design Engineer – Drive High‑Quality DFT

Cisco Systems, Inc • Austin (TX)

On-site
USD 168,000 - 245,000
Senior ASIC RTL Engineer - DFT & SoC Design
Senior ASIC RTL Engineer - DFT & SoC Design

020 Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

Anysilicon • San Jose (CA)

On-site
USD 140,000 - 210,000
Lead ASIC DFT Engineer – RTL, CDC & SVA
Lead ASIC DFT Engineer – RTL, CDC & SVA

Cisco Systems • Seattle (WA)

On-site
USD 187,000 - 268,000
Medical, dental & vision insurance
401(k) with company matching
Paid parental leave
+2
Senior ASIC Verification Architect – Data Center AI
Senior ASIC Verification Architect – Data Center AI

Cisco Systems • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior ASIC DFT Engineering Lead
Senior ASIC DFT Engineering Lead

Cisco Systems, Inc • San Jose (CA)

On-site
USD 187,000 - 268,000