RTL/ASIC Design Engineer for High-Performance Silicon

Starlink

Austin (TX)

On-site

USD 140,000 - 210,000

Full time

12 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

SpaceX is seeking a Sr. RTL Design Engineer (Silicon Engineering) to develop next-generation ASICs for Starlink ground and space infrastructure. You will design, implement, verify RTL in Verilog/SystemVerilog, and work with cross-disciplinary teams to push performance and power.

The role requires strong problem solving for clock domains, AXI/AMBA interfaces, and high-speed, low-power design techniques. Applicants should have a B.S. in ECE/CS and 5+ years RTL experience; ITAR compliance applies.

Qualifications

  • Bachelor’s degree in electrical or computer engineering, or computer science.
  • 5+ years of RTL implementation experience.

Responsibilities

  • Evaluate architectural trade-offs based on features, performance requirements and system limitations.
  • Define micro-architecture, implement the RTL in Verilog/SystemVerilog, integrate that in top level and deliver the fully verified, synthesis/timing clean design
  • Work closely with verification team to ensure all aspects of the design are covered and verified
  • Provide timing constraint for those IPs and support the physical implementation team (synthesis, timing closure, formality check)
  • Participate in silicon bring-up and validation

Skills

RTL implementation
Verilog/SystemVerilog
ASIC/SoC integration
Embedded CPU subsystems
AXI/AMBA interfaces
Scripting (Python)
EDA tools
Timing closure

Education

Bachelors in Electrical/Computer Engineering or CS

Tools

HDL simulators
HDL Lint tools

Job description

SpaceX is seeking a Sr. RTL Design Engineer (Silicon Engineering) to develop next-generation ASICs for Starlink ground and space infrastructure. You will design, implement, verify RTL in Verilog/SystemVerilog, and work with cross-disciplinary teams to push performance and power.

The role requires strong problem solving for clock domains, AXI/AMBA interfaces, and high-speed, low-power design techniques. Applicants should have a B.S. in ECE/CS and 5+ years RTL experience; ITAR compliance applies.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL/ASIC Design Engineer — High-Performance SoC
Senior RTL/ASIC Design Engineer — High-Performance SoC

SpaceX • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long-term incentives
Discretionary bonuses
+5
Senior RTL/ASIC Design Engineer for Space-grade Silicon
Senior RTL/ASIC Design Engineer for Space-grade Silicon

Spacex • Austin (TX), Northern (KY)

Hybrid
USD 150,000 - 190,000
Senior ASIC RTL Design Engineer — Space-Grade SoCs
Senior ASIC RTL Design Engineer — Space-Grade SoCs

Starlink • Irvine (CA)

On-site
USD 165,000 - 265,000
Senior RTL/ASIC Design Engineer - High-Performance Chips
Senior RTL/ASIC Design Engineer - High-Performance Chips

Starlink • Redmond (WA)

On-site
USD 165,000 - 270,000
Stock options
Medical, vision & dental
Senior ASIC Design Engineer - RTL & SoC for Space Systems
Senior ASIC Design Engineer - RTL & SoC for Space Systems

WarmStart Ltd • Irvine (CA), Northern (KY)

Hybrid
USD 150,000 - 210,000
Senior RTL Design Engineer - Space-Grade ASICs
Senior RTL Design Engineer - Space-Grade ASICs

Spacex • Irvine (CA)

Hybrid
USD 165,000 - 265,000
Stock options
Discretionary bonuses
Comprehensive medical vision dental
Sr. ASIC Design Engineer [Silicon Engineering]
Sr. ASIC Design Engineer [Silicon Engineering]

WarmStart Ltd • Irvine (CA), Northern (KY)

On-site
USD 150,000 - 210,000
FPGA/ASIC Design Engineer — High-Impact Silicon
FPGA/ASIC Design Engineer — High-Impact Silicon

Starlink • Irvine (CA)

On-site
USD 125,000 - 195,000
Stock options
401(k) plan
Health, vision & dental coverage
+4
Physical Design Engineer – ASIC/RTL2GDSII
Physical Design Engineer – ASIC/RTL2GDSII

SpaceX • Irvine (CA)

On-site
USD 125,000 - 195,000
Stock options
Long-term incentives
Medical coverage
+8
ASIC Physical Design Engineer (RTL2GDSII)
ASIC Physical Design Engineer (RTL2GDSII)

SpaceX • Austin (TX)

On-site
USD 120,000 - 170,000