Senior RTL/ASIC Design Engineer for Space-grade Silicon

Spacex

Austin, Northern (TX, KY)

Hybrid

USD 150,000 - 190,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

SpaceX in Austin, TX is seeking a Sr. RTL Design Engineer (Silicon Engineering) to develop next‑generation ASICs for Starlink and space infrastructure.

You will define micro-architecture, write RTL in Verilog/SystemVerilog, and work with verification, timing, and physical teams to deliver fully verified designs on schedule, facing challenging clock domains and power optimization. This role requires strong collaboration and hands-on debugging, with extended hours for mission-critical deadlines.

Qualifications

  • Bachelor’s degree in electrical engineering, computer engineering, or computer science.
  • 5+ years of RTL implementation experience.
  • Willingness to work extended hours for mission-critical deadlines.

Responsibilities

  • Evaluate architectural trade-offs based on features, performance requirements and system limitations.
  • Define micro-architecture, implement RTL in Verilog/SystemVerilog, integrate top level and deliver fully verified, synthesis/timing-clean design.
  • Work with verification team to ensure all aspects of the design are covered and verified.
  • Provide timing constraints for IPs and support the physical implementation team (synthesis, timing closure, formality check).
  • Participate in silicon bring-up and validation.

Skills

Clock domain crossings
Embedded CPU subsystems
AXI/AHB protocols
High speed design
HDL tools

Education

Bachelor’s degree in EE/CE/CS

Tools

HDL simulators
HDL Lint tools
EDA tools
Synthesis/timing tools

Job description

SpaceX in Austin, TX is seeking a Sr. RTL Design Engineer (Silicon Engineering) to develop next‑generation ASICs for Starlink and space infrastructure.

You will define micro-architecture, write RTL in Verilog/SystemVerilog, and work with verification, timing, and physical teams to deliver fully verified designs on schedule, facing challenging clock domains and power optimization. This role requires strong collaboration and hands-on debugging, with extended hours for mission-critical deadlines.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer - Space-Grade ASICs
Senior RTL Design Engineer - Space-Grade ASICs

Spacex • Irvine (CA)

Hybrid
USD 165,000 - 265,000
Stock options
Discretionary bonuses
Comprehensive medical vision dental
Senior RTL Design Engineer – Next-Gen Space ASICs
Senior RTL Design Engineer – Next-Gen Space ASICs

InvestedintheMission • Austin (TX)

On-site
USD 140,000 - 210,000
Senior RTL Design Engineer — Space ASICs for Starlink
Senior RTL Design Engineer — Space ASICs for Starlink

Spacex • Redmond (WA)

On-site
USD 165,000 - 270,000
Medical, vision, dental
401(k) plan
Paid parental leave
+5
Senior ASIC Design Engineer - RTL & SoC for Space Systems
Senior ASIC Design Engineer - RTL & SoC for Space Systems

WarmStart Ltd • Irvine (CA), Northern (KY)

Hybrid
USD 150,000 - 210,000
Senior RTL/ASIC Design Engineer (Silicon)
Senior RTL/ASIC Design Engineer (Silicon)

Latent AI • Austin (TX)

On-site
USD 100,000 - 140,000
Senior RTL Design Engineer for Space-Grade SoC
Senior RTL Design Engineer for Space-Grade SoC

SpaceX • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long-term incentives
Medical, vision, and dental coverage
+3
Senior RTL Design Engineer — Silicon ASICs
Senior RTL Design Engineer — Silicon ASICs

SpaceX • Redmond (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. ASIC Design Engineer [Silicon Engineering]
Sr. ASIC Design Engineer [Silicon Engineering]

WarmStart Ltd • Irvine (CA), Northern (KY)

On-site
USD 150,000 - 210,000
RTL Design Engineer: FPGA/ASIC for Starlink
RTL Design Engineer: FPGA/ASIC for Starlink

InvestedintheMission • Irvine (CA)

On-site
USD 125,000 - 195,000
Senior ASIC Verification Engineer - Digital RTL
Senior ASIC Verification Engineer - Digital RTL

SpaceX • Austin (TX)

On-site
USD 180,000 - 240,000