Masters ASIC Package Eng Intern/Co-op (Hybrid/Onsite)

Advanced Micro Devices, Inc.

Santa Clara (CA)

Hybrid

USD 28,000 - 34,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

AMD invites driven MS students in Electrical/Computer Engineering to join as ASIC Package Engineering intern/co-op, working with a team of engineers on packaging technology and verification.

You will participate in substrate, interposer, and bump design, learn testing, and contribute to cost-efficient materials for performance. This internship is based in San Jose/Santa Clara with full-time hours in hybrid or onsite settings.

Qualifications

  • Must be enrolled in a US-based university pursuing a Masters degree in a relevant engineering field.
  • Coursework in transmission lines and electric circuits is a plus.
  • Familiarity with data analytics and visualization tools like PowerBI is encouraged.

Responsibilities

  • Support package design and development engineers in prioritizing and optimizing new projects.
  • Assist in creating substrate, interposer, and bump designs for AMD products and test vehicles.
  • Contribute to design verification implementation to ensure performance and quality.
  • Analyze yield and defect metrics to drive improvements in design and yield.
  • Evaluate packaging materials and interact with partners to optimize cost and performance.

Skills

Data analytics
PowerBI
Scripting languages (Perl/Python/SQL)
Package/PCB design software

Education

Master's degree in Electrical Engineering, Engineering Science, Computer Engineering, Mechanical Engineering, or related field

Tools

Package design software

Job description

AMD invites driven MS students in Electrical/Computer Engineering to join as ASIC Package Engineering intern/co-op, working with a team of engineers on packaging technology and verification.

You will participate in substrate, interposer, and bump design, learn testing, and contribute to cost-efficient materials for performance. This internship is based in San Jose/Santa Clara with full-time hours in hybrid or onsite settings.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Masters ASIC Package Engineer Co-op/Intern
Masters ASIC Package Engineer Co-op/Intern

AMD • Boxborough (MA)

Hybrid
USD 30,000 - 39,000
ASIC Package Engineering Intern - Hybrid/Onsite
ASIC Package Engineering Intern - Hybrid/Onsite

AMD • San Jose (CA)

Hybrid
USD 34,000 - 48,000
ASIC Packaging Engineer Intern — Design, Yield & Innovation
ASIC Packaging Engineer Intern — Design, Yield & Innovation

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 34,000 - 48,000
Paid internship
Mentorship program
Networking opportunities
Masters ASIC Package Eng Intern/Co-op
Masters ASIC Package Eng Intern/Co-op

AMD • Secaucus (NJ)

Hybrid
USD 27,552,000 - 41,328,000
AMD Benefits at a glance
Shape the Future: ASIC Package Design Intern/Co-op
Shape the Future: ASIC Package Design Intern/Co-op

Advanced Micro Devices • San Jose (CA), Santa Clara (CA)

Hybrid
USD 33,000 - 55,000
MS ASIC Package Eng Co-op/Intern - Hybrid
MS ASIC Package Eng Co-op/Intern - Hybrid

Advanced Micro Devices • United States

Hybrid
USD 25,000 - 44,000
AMD benefits at a glance
Masters ASIC Packaging Co-op – Design & Yield Impact
Masters ASIC Packaging Co-op – Design & Yield Impact

AMD • Santa Clara (CA)

Hybrid
USD 34,000 - 44,000
AMD benefits
ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech
ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech

AMD • San Jose (CA)

Hybrid
USD 34,000 - 44,000
ASIC Package Eng Intern — Hybrid, Design & Yield
ASIC Package Eng Intern — Hybrid, Design & Yield

Advanced Micro Devices • United States

Hybrid
USD 28,000 - 44,000
Aspiring ASIC Package Engineer Co-op 2027
Aspiring ASIC Package Engineer Co-op 2027

AMD • Town of Fishkill (NY)

Hybrid
USD 28,000 - 41,000
Benefits at a glance