ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech

AMD

San Jose (CA)

Hybrid

USD 34,000 - 44,000

Full time

5 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD is seeking a highly motivated ASIC Package Engineering intern/co-op in San Jose for a hands-on experience in packaging technology. You will work with a team of engineers to bring new packaging solutions to reality and learn to support substrate, interposer, and bump designs for AMD products.

You will analyze yield, assist design verification, and benchmark materials while collaborating with partners to achieve cost-efficient performance. The role is onsite/hybrid for a full-time duration.

Qualifications

  • Enrolled in a US-based university pursuing a Master’s degree in Electrical/Engineering or related field.
  • Knowledge of transmission lines and electrical circuits is a plus.
  • Experience with package, silicon or PCB design software encouraged.
  • Familiar with scripting languages such as Perl, Python or SQL.

Responsibilities

  • Assist in supporting Package design and Package Development Engineers on new projects.
  • Assist in substrate, interposer and bump designs for AMD products and test vehicles.
  • Contribute to design verification efforts to ensure performance and quality.
  • Analyze yield and defect metrics to help improve design performance and yield.
  • Benchmark packaging materials and coordinate with partners for cost-efficient designs.

Skills

Package design
Scripting: Perl/Python/SQL
Semiconductor theory
PowerBI
Transmission lines

Education

Master's degree in Electrical/Engineering

Tools

Package design software

Job description

AMD is seeking a highly motivated ASIC Package Engineering intern/co-op in San Jose for a hands-on experience in packaging technology. You will work with a team of engineers to bring new packaging solutions to reality and learn to support substrate, interposer, and bump designs for AMD products.

You will analyze yield, assist design verification, and benchmark materials while collaborating with partners to achieve cost-efficient performance. The role is onsite/hybrid for a full-time duration.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Packaging Engineer Intern — Design, Yield & Innovation
ASIC Packaging Engineer Intern — Design, Yield & Innovation

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 34,000 - 48,000
Paid internship
Mentorship program
Networking opportunities
ASIC Packaging Engineer Intern
ASIC Packaging Engineer Intern

AMD • Austin (TX)

Hybrid
USD 39,000 - 55,000
Shape the Future: ASIC Package Design Intern/Co-op
Shape the Future: ASIC Package Design Intern/Co-op

Advanced Micro Devices • San Jose (CA), Santa Clara (CA)

Hybrid
USD 33,000 - 55,000
ASIC Package Eng Intern — Hybrid, Design & Yield
ASIC Package Eng Intern — Hybrid, Design & Yield

Advanced Micro Devices • United States

Hybrid
USD 28,000 - 44,000
ASIC Package Engineering Intern – Innovate in Packaging
ASIC Package Engineering Intern – Innovate in Packaging

AMD • Santa Clara (CA)

Hybrid
USD 34,000 - 48,000
ASIC Packaging Design Intern (Co-op)
ASIC Packaging Design Intern (Co-op)

Advanced Micro Devices • Austin (TX)

Hybrid
USD 2,755,000 - 4,684,000
ASIC Package Engineering Intern - Hybrid/Onsite
ASIC Package Engineering Intern - Hybrid/Onsite

AMD • San Jose (CA)

Hybrid
USD 34,000 - 48,000
MS ASIC Package Eng Co-op/Intern - Hybrid
MS ASIC Package Eng Co-op/Intern - Hybrid

Advanced Micro Devices • United States

Hybrid
USD 25,000 - 44,000
AMD benefits at a glance
Hardware Engineering Intern/Co-op: Shape AI & ASICs
Hardware Engineering Intern/Co-op: Shape AI & ASICs

AMD • Santa Clara (CA)

Hybrid
USD 20,000 - 27,000
Masters ASIC Packaging Co-op – Design & Yield Impact
Masters ASIC Packaging Co-op – Design & Yield Impact

AMD • Santa Clara (CA)

Hybrid
USD 34,000 - 44,000
AMD benefits