ASIC Verification Engineer, Networking

AnySilicon; Sunnyvale (CA); Presencial; USD 150.000 - 190.000; Jornada completa

Descripción de la vacante

Meta in Sunnyvale, CA is seeking an experienced ASIC Design Verification Engineer to join its Infrastructure organization, focusing on developing IP and SoC solutions for data center applications. This role involves collaborating with cross-functional teams to ensure high-quality design verification and successful silicon outcomes.

The position requires 8+ years of IP/sub-system or SoC verification, with expertise in SystemVerilog UVM/OVM and C/C++ verification, plus scripting skills in

Formación

• 8 years of IP/sub-system or SoC level verification experience using SystemVerilog UVM/OVM or C/C++ verification.
• Experience in functional verification of Ethernet, 400G MAC, NIC, RDMA, and related technologies.
• Proficiency in architecting and implementing verification infrastructure and executing the full verification cycle.
• Scripting proficiency in Python, Perl, or TCL for building verification tools and workflows.
• Experience debugging complex verification challenges in IP or SoC designs.
• Collaboration experience with design, emulation, and silicon validation teams.

Responsabilidades

• Define and implement IP/SoC verification plans and build verification test benches.
• Develop functional tests based on the verification test plan.
• Drive Design Verification to closure based on defined metrics, including functional and code coverage.
• Debug and resolve functional failures in collaboration with the Design team.
• Work with cross-functional teams to ensure design quality meets verification goals.
• Implement continuous improvements in Design Verification using the latest methodologies and tools.

Conocimientos

SystemVerilog UVM

C/C++ verification

Python scripting

Debugging

Cross-functional collaboration

Ethernet verification

Descripción del empleo

Meta, 1180 Discovery Way, Sunnyvale, CA 94089

Job Description:

Meta is seeking an experienced ASIC Design Verification Engineer to join its Infrastructure organization, focusing on developing IP and System On Chip (SoC) solutions for data center applications. This role involves collaborating with cross-functional teams to ensure high-quality design verification and successful silicon outcomes.

Responsibilities:

• Define and implement IP/SoC verification plans and build verification test benches.
• Develop functional tests based on the verification test plan.
• Drive Design Verification to closure based on defined metrics, including functional and code coverage.
• Debug and resolve functional failures in collaboration with the Design team.
• Work with cross-functional teams to ensure design quality meets verification goals.
• Implement continuous improvements in Design Verification using the latest methodologies and tools.

Qualifications:

• 8 years of experience in IP/sub-system and/or SoC level verification using SystemVerilog UVM/OVM methodologies and/or C/C++ verification.
• Experience in functional verification of Ethernet, 400G MAC, NIC, RDMA, and related technologies.
• Proficiency in architecting and implementing design verification infrastructure and executing the full verification cycle.
• Scripting proficiency in Python, Perl, or TCL for building verification tools and workflows.
• Experience in debugging complex verification challenges in IP or SoC designs.
• Collaboration experience with design, emulation, and silicon validation teams.

Skills:

• Expertise in high-speed interface verification (Ethernet, PCIe, DDR, HBM).
• Strong relationship-building skills with cross-functional teams.
• Experience with ARM/RISC-V based sub-systems or SoCs.
• Ability to develop automated flows and scripts for data exploration and performance verification.

Tell us what you're building and we'll recommend qualified vendors for your project.

• ASIC Design Services
• Verification
• Packaging & Wafer
• Semiconductor IP

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

• ASIC Design Services
• Verification
• Packaging & Wafer
• Semiconductor IP

Work Email

Free No obligation Response within 24 hours