ASIC Package Eng Co-op — Innovate Packaging Design

AMD

Secaucus (NJ)

Hybrid

USD 28,000 - 44,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

AMD is seeking a highly motivated ASIC Package Engineering intern/co‑op to join our team and contribute to advanced packaging technology. You will work with engineers on substrate, interposer and bump designs and support design verification to ensure performance and yield.

You must be enrolled in a US university pursuing a Bachelor's in Electrical, Computer, Mechanical or Materials Science engineering or related field, with interest in packaging, design software, scripting and data analytics.

Qualifications

  • Currently enrolled in a US-based university pursuing a Bachelor's degree in Electrical Engineering, Engineering Science, Computer Engineering, Mechanical Engineering, Materials Science Engineering, or a related field.
  • Knowledge of transmission lines and electric circuits.
  • Familiarity with package, silicon or PCB design software.
  • Scripting languages – Perl / Python / SQL.
  • Semiconductor theory and packaging process/technology.
  • Data analytics and data visualization tools like Power BI.

Responsibilities

  • We will have your involvement in supporting Package design and Package Development Engineers in prioritizing and optimizing new projects
  • We will train you to complete substrate, interposer and bump designs for AMD products, test vehicles and probe card substrates
  • We will assign you projects related to design verification implementation to ensure design performance, quality and efficiency
  • Analyzing yield and defect metrics to ensure design performance and help improve the yield will be part of your responsibilities
  • We will encourage you to evaluate, benchmark packaging materials and interact with partners to achieve the most cost-efficient design and materials for the best performance and yield requirements

Skills

Transmission lines
Electric circuits
Scripting languages
Semiconductor theory
Data analytics

Education

Bachelor's degree in Electrical Engineering or related

Tools

PCB design software
Package design software
Power BI

Job description

AMD is seeking a highly motivated ASIC Package Engineering intern/co‑op to join our team and contribute to advanced packaging technology. You will work with engineers on substrate, interposer and bump designs and support design verification to ensure performance and yield.

You must be enrolled in a US university pursuing a Bachelor's in Electrical, Computer, Mechanical or Materials Science engineering or related field, with interest in packaging, design software, scripting and data analytics.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Package Eng Intern — Innovate Packaging Design
ASIC Package Eng Intern — Innovate Packaging Design

AMD • Fort Collins (CO)

Hybrid
USD 28,000 - 39,000
Aspiring ASIC Package Engineer Co-op 2027
Aspiring ASIC Package Engineer Co-op 2027

AMD • Town of Fishkill (NY)

Hybrid
USD 28,000 - 41,000
Benefits at a glance
Aspiring ASIC Packaging Engineer Co-op/Intern
Aspiring ASIC Packaging Engineer Co-op/Intern

AMD • Longmont (CO)

Hybrid
USD 25,000 - 39,000
ASIC Packaging Engineering Intern
ASIC Packaging Engineering Intern

Advanced Micro Devices, Inc. • Austin (TX)

Hybrid
USD 20,000 - 33,000
ASIC Packaging Engineer Intern – Co-op
ASIC Packaging Engineer Intern – Co-op

Advanced Micro Devices, Inc. • Austin (TX)

Hybrid
USD 22,000 - 33,000
ASIC Package Eng Intern — Hybrid, Design & Yield
ASIC Package Eng Intern — Hybrid, Design & Yield

Advanced Micro Devices • United States

Hybrid
USD 28,000 - 44,000
ASIC Packaging Design Intern (Co-op)
ASIC Packaging Design Intern (Co-op)

Advanced Micro Devices • Austin (TX)

Hybrid
USD 2,755,000 - 4,684,000
ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech
ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech

AMD • San Jose (CA)

Hybrid
USD 34,000 - 44,000
Shape the Future: ASIC Package Design Intern/Co-op
Shape the Future: ASIC Package Design Intern/Co-op

Advanced Micro Devices • San Jose (CA), Santa Clara (CA)

Hybrid
USD 33,000 - 55,000
ASIC Packaging Engineer Intern — Design, Yield & Innovation
ASIC Packaging Engineer Intern — Design, Yield & Innovation

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 34,000 - 48,000
Paid internship
Mentorship program
Networking opportunities