Senior Design Verification Lead - UVM & Testbench Automation

Agensi Pekerjaan Executive Recruiters

Kuala Lumpur

On-site

MYR 180,000 - 240,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Agensi Pekerjaan Executive Recruiters in Kuala Lumpur, Malaysia, seeks a Design Verification Technical Lead to drive verification of complex SoCs. You will develop testbenches, sequence libraries, BFM and monitors using object-oriented verification and the UVM methodology.

Requires strong C and Python, shell scripting is optional; minimum 6 years hands-on experience; ability to mentor juniors; PCIe/Ethernet/DDR/USB experience a plus.

Qualifications

  • Knowledge in C, Python, shell scripting.
  • Great interpersonal and communication skills.
  • Minimum 6 years hands-on experience.
  • Team player, critical thinker and problem solving skills.

Responsibilities

  • Develop testbench components (tests, sequence libraries, BFM and monitor) using object oriented verification and UVM methodology.
  • Automate validation environment to improve test writing, regression runs, or coverage collection.
  • Define detailed test plans from specifications with architects and design engineers.
  • Write and debug tests in UVM/C++.
  • Incorporate function/coverage, assertions, cover-groups to achieve verification completeness before tapeout.
  • Experience in PCIe/Ethernet/DDR/USB is a plus.
  • Train juniors in the validation team.

Skills

C
Python
Shell scripting
UVM

Job description

Agensi Pekerjaan Executive Recruiters in Kuala Lumpur, Malaysia, seeks a Design Verification Technical Lead to drive verification of complex SoCs. You will develop testbenches, sequence libraries, BFM and monitors using object-oriented verification and the UVM methodology.

Requires strong C and Python, shell scripting is optional; minimum 6 years hands-on experience; ability to mentor juniors; PCIe/Ethernet/DDR/USB experience a plus.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer
Design Verification Engineer

XINPAL (MALAYSIA) SDN. BHD. • Bayan Lepas

On-site
MYR 70,000 - 110,000
Senior Memory Controller Verification Engineer (UVM, DDR/LPDDR)
Senior Memory Controller Verification Engineer (UVM, DDR/LPDDR)

UST • Penang

On-site
MYR 120,000 - 180,000
FPGA DV Engineering Manager
FPGA DV Engineering Manager

Lattice Semiconductor • Penang

On-site
MYR 180,000 - 300,000
FPGA DV Lead Engineer - Design Verification Manager
FPGA DV Lead Engineer - Design Verification Manager

Lattice Semiconductor Corp. • Penang

On-site
MYR 260,000 - 380,000
Head of Design Verification for SoC — Strategy & Leadership
Head of Design Verification for SoC — Strategy & Leadership

UST • Penang

On-site
MYR 180,000 - 320,000
FPGA/ASIC Verification Engineer
FPGA/ASIC Verification Engineer

Lattice Semiconductor • Malaysia

On-site
MYR 60,000 - 100,000
Senior IP DV Engineer | UVM/SystemVerilog Expert
Senior IP DV Engineer | UVM/SystemVerilog Expert

Lattice Semiconductor Corp. • George Town

On-site
MYR 120,000 - 180,000
Senior FPGA DV Manager - Lead Verification & Innovation
Senior FPGA DV Manager - Lead Verification & Innovation

Lattice Semiconductor • Penang

On-site
MYR 120,000 - 190,000
Senior Design Verification Engineer: IP & Full-Chip Expert
Senior Design Verification Engineer: IP & Full-Chip Expert

Oppstar Berhad • Penang

On-site
MYR 60,000 - 90,000
Senior PCIe Verification Engineer | SystemVerilog & UVM
Senior PCIe Verification Engineer | SystemVerilog & UVM

UST • Penang

On-site
MYR 60,000 - 120,000