Principal Digital Verification Engineer

European Tech Recruit

City of Rochester (NY)

Sur place

USD 180 000 - 260 000

Plein temps

Il y a 8 heures
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

European Tech Recruit is seeking a Principal Digital Verification Engineer to spearhead digital verification strategies for ASIC and optical networking products. The role involves collaboration with systems engineers and architects to define verification plans, and leadership of verification initiatives across the project lifecycle.

The ideal candidate brings 12+ years of SystemVerilog/UVM/SVA experience, DSP know-how, and a track record of mentoring teams.

Qualifications

  • Bachelor’s degree or higher in Electrical Engineering, Computer Engineering, Computer Science or another applicable scientific discipline.
  • 12+ years of experience using SystemVerilog, UVM, SVA and major-vendor simulators in digital verification environments.
  • Experience with Digital Signal Processing (DSP).
  • Experience using Jira for bug tracking.

Responsabilités

  • Analyse project architectures and functional requirements in collaboration with systems engineers and architects.
  • Validate digital subsystems using simulation, formal verification and coverage methodologies.
  • Create, review and optimise simulation environments, test scenarios, functional coverage plans and formal verification test plans.
  • Lead focused technical initiatives and mentor team members where required.
  • Estimate project schedules, track progress against approved plans and communicate status updates.
  • Lead verification activities as an ASIC Verification Prime when assigned.
  • Participate in architectural and design reviews to identify verification impacts and opportunities to improve coverage and schedule execution.

Connaissances

Digital verification
SystemVerilog
UVM
SVA
DSP

Formation

Bachelor’s degree or higher in Electrical Engineering, Computer Engineering or Computer Science

Outils

Jira

Description du poste

Principal Digital Verification Engineer – SystemVerilog / UVM / SVA / ASIC / Optical Networking

We are currently partnered with a telecommunications technology organisation developing advanced optical transmission and networking solutions. This opportunity focuses on digital verification for high-speed optical networking products, with responsibility for defining verification strategies, validating digital subsystems, optimising verification environments and collaborating with design engineers, systems engineers and architects.

Key responsibilities
  • Analyse project architectures and functional requirements in collaboration with systems engineers and architects.
  • Validate digital subsystems using simulation, formal verification and coverage methodologies.
  • Create, review and optimise simulation environments, test scenarios, functional coverage plans and formal verification test plans.
  • Lead focused technical initiatives and mentor team members where required.
  • Estimate project schedules, track progress against approved plans and communicate status updates.
  • Lead verification activities as an ASIC Verification Prime when assigned.
  • Participate in architectural and design reviews to identify verification impacts and opportunities to improve coverage and schedule execution.
Key requirements
  • Bachelor’s degree or higher in Electrical Engineering, Computer Engineering, Computer Science or another applicable scientific discipline.
  • 12+ years of experience using SystemVerilog, UVM, SVA and major-vendor simulators in digital verification environments.
  • Experience with Digital Signal Processing (DSP).
  • Experience using Jira for bug tracking.
Keywords

Principal Digital Verification Engineer / Digital Verification / ASIC Verification / ASIC Verification Prime / SystemVerilog / UVM / Universal Verification Methodology / SVA / SystemVerilog Assertions / Digital Design Verification / Functional Verification / Verification Strategy / Functional Coverage / Coverage Planning / Simulation / Formal Verification / Verification Test Plans / Testbench Development / Simulation Environments / Test Scenario Development / Digital Subsystems / Architecture Reviews / Design Reviews / Technical Leadership / Mentoring / Debugging / Optical Networking / Optical Transmission / High-Speed Connectivity / Telecommunications / Digital Signal Processing / DSP / Forward Error Correction / FEC / Jira / Git / Python / Make / Bash / Object-Oriented Programming / OOP / C / C++ / Electrical Engineering / Computer Engineering / Computer Science / Rochester / New York

By applying to this role, you understand that we may collect your personal data and process it in line with our privacy policy.

https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Principal Digital Verification Engineer
Principal Digital Verification Engineer

USA Tech Recruit • Town of Pittsford (NY)

Sur place
USD 170 000 - 210 000
Principal Digital Verification Engineer - ASIC / UVM
Principal Digital Verification Engineer - ASIC / UVM

USA Tech Recruit • City of Rochester (NY)

Sur place
USD 180 000 - 240 000
Senior SystemVerilog Verification Engineer — UVM Expert
Senior SystemVerilog Verification Engineer — UVM Expert

USA Tech Recruit • City of Rochester (NY)

Sur place
Confidential
Lead Digital Verification Engineer – ASIC & SystemVerilog
Lead Digital Verification Engineer – ASIC & SystemVerilog

European Tech Recruit • City of Rochester (NY)

Sur place
USD 180 000 - 260 000
Senior Verification Engineer
Senior Verification Engineer

IC Resources • États-Unis

À distance
USD 110 000 - 180 000
Equity or stock options
Remote work availability
Health and retirement benefits
Principal Digital Verification Engineer
Principal Digital Verification Engineer

ciena • Town of Pittsford (NY)

Sur place
USD 147 000 - 235 000
Medical, dental, and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
SoC Verification Engineer
SoC Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

Sur place
USD 160 000 - 180 000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym, Inc • Austin (TX)

Sur place
USD 120 000 - 150 000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym Israel Ltd • Austin (TX)

Sur place
USD 120 000 - 160 000
Verification Engineer
Verification Engineer

Delos Data Inc • Palo Alto (CA)

Hybride
USD 160 000 - 240 000