Senior Verification Engineer West Coast, United States

AccelerComm Ltd

United States

Hybrid

USD 120,000 - 180,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Bonus up to 20% of salary
Stock options
401K
Health/dental/optical insurance
Flexible working hours
Hybrid working

Job summary

AccelerComm Ltd on the West Coast seeks a Senior Verification Engineer to lead end-to-end verification of RTL-based ASIC/FPGA IP using SystemVerilog and UVM.

You will build testbenches, coverage models, and debug across teams, contributing to CI workflows and supporting design reviews and tape-out readiness.

Qualifications

  • At least 3 years experience verifying digital ASIC and/or FPGA designs.
  • Strong SystemVerilog and UVM skills.
  • Understanding of RTL design principles and hardware implementation.
  • Linux proficiency and scripting skills (Python, Tcl or Bash).
  • Experience with coverage-driven and assertion-based verification.
  • Ability to work across multiple teams.

Responsibilities

  • Verify RTL implementations for advanced wireless IP and modem subsystems, ensuring designs meet functional, performance and quality requirements prior to FPGA deployment and ASIC tape-out.
  • Develop verification plans from design and architecture specifications.
  • Create and maintain SystemVerilog/UVM verification environments.
  • Develop testbenches, assertions, scoreboards and coverage models.
  • Execute directed and constrained-random verification.
  • Analyse coverage and debug RTL and verification issues.
  • Support subsystem and system-level integration activities.
  • Contribute to automation, regression and CI workflows.
  • Participate in design reviews and verification sign-off.
  • Mentor and support junior colleagues

Skills

SystemVerilog
UVM
RTL principles
Testbench design
Coverage-driven verification
Assertions
Linux scripting
Python
Tcl
Cross-team collaboration

Education

Electronic/Computer Engineering degree

Tools

Python
Tcl
Bash

Job description

Senior Verification Engineer

Department: Hardware

Employment Type: Full Time

Location: West Coast, United States

Description

Our RTL team delivers efficient ASIC and FPGA implementations of advanced communications algorithms, working across IP development, integration and verification. To support this work, we are looking for a Senior Verification Engineer to support the complete UVM verification of Accelercomm IP.

Key Responsibilities

Responsible for verification of RTL implementations for advanced wireless communications IP and modem subsystems, ensuring designs meet functional, performance and quality requirements prior to FPGA deployment and ASIC tape-out.

  • Develop verification plans from design and architecture specifications.
  • Create and maintain SystemVerilog/UVM verification environments.
  • Develop testbenches, assertions, scoreboards and coverage models.
  • Execute directed and constrained-random verification.
  • Analyse coverage and debug RTL and verification issues.
  • Support subsystem and system-level integration activities.
  • Contribute to automation, regression and CI workflows.
  • Participate in design reviews and verification sign-off.
  • Mentor and support junior colleagues
Skills, Knowledge & Expertise

Required

  • Degree in Electronic Engineering, Computer Engineering or a related discipline.
  • At least 3 years experience verifying digital ASIC and/or FPGA designs.
  • Strong SystemVerilog and UVM skills.
  • Understanding of RTL design principles and hardware implementation.
  • Experience with coverage-driven and assertion-based verification.
  • Linux proficiency and scripting skills (Python, Tcl or Bash).
  • Strong analytical, debugging and problem-solving skills.
  • Experience using AI to accelerate verification without sacrificing quality
  • Ability to work across multiple teams

Desirable

  • Experience in 4G/5G, NTN, satellite communications or DSP systems.
  • Knowledge of modem architectures and Layer 1 processing.
  • Experience with Formal Verification, FPGA prototyping and CI environments.
  • Familiarity with MATLAB or equivalent modelling tools.
Job Benefits

We offer a bonus scheme which pays up to 20% of salary annually, depending on performance. This is in addition to stock options and a range of good quality company benefits including 401K, health/dental/optical insurance. We operate flexible working hours and offer hybrid working.
Applicants with existing H-1B visa or practical training work authorization are welcome to apply if they are seeking a change of employer. We are unable to sponsor new applications

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Verification Engineer
Senior Verification Engineer

IC Resources • United States

Remote
USD 110,000 - 180,000
Equity or stock options
Remote work availability
Health and retirement benefits
Sr. ASIC/SoC Design Verification Engineer
Sr. ASIC/SoC Design Verification Engineer

Mavensoft Technologies, LLC • El Segundo (CA)

Remote
USD 120,000 - 160,000
Sr. Verification Engineer (ASIC/SoC)
Sr. Verification Engineer (ASIC/SoC)

Varstaff Staffing • El Segundo (CA)

Remote
USD 110,000 - 160,000
Senior Hardware Design Engineer West Coast, United States
Senior Hardware Design Engineer West Coast, United States

AccelerComm Ltd • United States

Hybrid
BRL 614,125 - 818,833
Senior Verification Engineers - ASIC & Networking
Senior Verification Engineers - ASIC & Networking

Comcentric, Inc • El Segundo (CA)

Remote
USD 70,000 - 130,000
Sr. Verification Engineer - ASIC/SoC
Sr. Verification Engineer - ASIC/SoC

Ipro Networks Pte. Ltd. • United States

Remote
USD 152,000 - 179,000
Verification Engineer
Verification Engineer

Delos Data Inc • Palo Alto (CA)

Hybrid
USD 160,000 - 240,000
Verification Engineer
Verification Engineer

Delos Data Inc • United States

Hybrid
USD 160,000 - 240,000
Equity
401(k) plan
Benefits
Verification Team-Leader Engineering · Full-time
Verification Team-Leader Engineering · Full-time

Retym Israel Ltd • Austin (TX)

On-site
USD 120,000 - 150,000
Design Verification Engineer
Design Verification Engineer

IntelliPro Group • United States

Hybrid
USD 138,000 - 154,000
Mentorship & Growth
Modern Technology
Supportive Culture