Senior SystemVerilog Verification Engineer — UVM Expert

USA Tech Recruit

City of Rochester (NY)

On-site

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job description

We are partnered with a global leader in high-speed optical networking and telecommunications connectivity solutions. The team is looking to hire a Senior Digital Verification Engineer to simulate and validate high-performance subsystems for their flagship optical products.

This is a permanent working opportunity based in Rochester, New York.

Key responsibilities for this Senior Digital Verification Engineer position:
  • Collaborate with systems engineers to define and implement verification strategies for complex functional blocks.
  • Build robust testbench environments, components, agents, and scoreboards using SystemVerilog UVM or C.
  • Author comprehensive verification, functional coverage, and formal verification test plans.
  • Run coverage-driven verification, monitor regressions, and debug failures alongside the digital design team.
  • Take complete accountability for the functional validation of major architectural blocks using simulation and formal methods.
Key requirements:
  • Advanced expertise with SystemVerilog, SystemVerilog Assertions (SVA), and major EDA simulation tools.
  • Experience with UVM and formal verification methods (highly preferred).
  • Background in Digital Signal Processing (DSP), Forward Error Correction (FEC), or protocols like OTN and Ethernet.
  • Proficiency in scripting and programming languages (Python, C/C++, Make, Git).
  • Degree in Electrical Engineering, Computer Science, or a related scientific discipline.
  • Highly motivated self-starter with a methodical approach to complex problem-solving.
Keywords:

Senior Digital Verification Engineer / SystemVerilog / UVM / SVA / ASIC / SoC / DSP / FEC / Optical Networking / OTN / Ethernet / Simulation / Rochester / New York / Semiconductor

If you are interested in this Senior Digital Verification Engineer position, please send a CV to ts@eu-recruit.com

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/wp-content/uploads/2024/07/European-Tech-Recruit-Privacy-Notice-2024.pdf

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Senior Verification Engineer
ASIC Senior Verification Engineer

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 160,000
Verification Engineer
Verification Engineer

Realtime Recruitment • Dallas (TX)

On-site
USD 60,000 - 100,000
SoC Verification Engineer
SoC Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 160,000 - 180,000
UVM SYSTEMVERILOG VERIFICATION ENGINEER
UVM SYSTEMVERILOG VERIFICATION ENGINEER

AIRSPAN CAREERS • Plano (TX)

On-site
USD 100,000 - 140,000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym Israel Ltd • Austin (TX)

On-site
USD 120,000 - 160,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Engtal • United States

On-site
USD 120,000 - 180,000
Design Verification Engineer
Design Verification Engineer

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
FPGA/ASIC Verification Engineer - Rochester, NY
FPGA/ASIC Verification Engineer - Rochester, NY

MissionHires • City of Rochester (NY)

On-site
USD 100,000 - 130,000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 150,000
Verification Team-Leader Engineering · Full-time
Verification Team-Leader Engineering · Full-time

Retym Israel Ltd • Austin (TX)

On-site
USD 120,000 - 150,000