TPU Silicon Design Engineer - High-Performance RTL

Google

San Diego (CA)

On-site

USD 138,000 - 197,000

Full time

3 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Bonus target
Equity
Benefits

Job summary

Google is seeking a hardware engineer in the United States to contribute to custom silicon solutions powering consumer products. You will work on digital logic design, RTL implementation, and power-optimized cores in collaboration with verification and physical design teams.

Responsibilities include design, synthesis, timing, and leadership of project teams. The compensation package includes base salary, bonus target, equity, and standard benefits.

Qualifications

  • Bachelor's degree or equivalent practical experience in EE/CS.
  • 4+ years of experience with digital logic design, RTL design, and Verilog/SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL, performance and power, and low-power design.

Responsibilities

  • Use simulations and power analysis to ensure specs are met.
  • Develop and maintain design blocks and hardware product components.
  • Collaborate with Verification and Silicon Validation teams to ensure functionality.
  • Provide input on synthesis, timing closure, and Physical Design of digital blocks.
  • Lead technical project teams and set direction.

Skills

Digital logic design
RTL design
Verilog/SystemVerilog
Logic synthesis

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science
Master's degree or PhD in EE/CS

Tools

Verilog
SystemVerilog

Job description

Google is seeking a hardware engineer in the United States to contribute to custom silicon solutions powering consumer products. You will work on digital logic design, RTL implementation, and power-optimized cores in collaboration with verification and physical design teams.

Responsibilities include design, synthesis, timing, and leadership of project teams. The compensation package includes base salary, bonus target, equity, and standard benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

TPU Silicon Design Engineer (RTL/Verilog, Power)
TPU Silicon Design Engineer (RTL/Verilog, Power)

Google Inc. • Mountain View (CA)

On-site
USD 118,000 - 197,000
TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • San Diego (CA)

On-site
USD 138,000 - 197,000
Bonus target
Equity
Benefits
TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 138,000 - 197,000
TPU RTL Design Engineer for ML Accelerators
TPU RTL Design Engineer for ML Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
Senior RTL Design Engineer - TPU AI/ML Accelerators
Senior RTL Design Engineer - TPU AI/ML Accelerators

Google • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
equity
comprehensive benefits
TPU RTL Design Engineer – AI Hardware Interconnect + Equity
TPU RTL Design Engineer – AI Hardware Interconnect + Equity

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
TPU Compute RTL Design Engineer for AI Hardware
TPU Compute RTL Design Engineer for AI Hardware

Google • Austin (TX)

On-site
USD 138,000 - 197,000
TPU RTL Design Engineer for AI Hardware Acceleration
TPU RTL Design Engineer for AI Hardware Acceleration

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
RTL Design Engineer, TPU and ML
RTL Design Engineer, TPU and ML

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
RTL Design Engineer - AI/TPU SoC/ASIC (Equity)
RTL Design Engineer - AI/TPU SoC/ASIC (Equity)

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000