TPU Design Engineer, Silicon

Google

Mountain View (CA)

On-site

USD 138,000 - 197,000

Full time

3 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google in Mountain View, CA is seeking an experienced hardware engineer to join a team developing custom silicon solutions powering Google's products.

You will design RTL, verify with simulations, collaborate with silicon validation, and contribute to power, performance, and integration.

Qualifications

  • Bachelor's degree or equivalent practical experience.
  • 4 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.

Responsibilities

  • Use simulation/emulation/power analysis tools and techniques to ensure power and performance meet defined specifications.
  • Develop, implement, and maintain design blocks or components/part of a hardware product, and integrate design blocks or components/parts to create product subsystems.
  • Engage with Verification and Silicon Validation teams to ensure functionality of the design
  • Provide input on synthesis, timing closure, and Physical Design of digital blocks
  • Take a leadership role on technical project teams and set technical direction.

Skills

Digital logic design principles
RTL design concepts
Verilog
SystemVerilog
Logic synthesis techniques

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; San Diego, CA, USA.

Minimum qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 4 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.
Preferred qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Knowledge of accelerators (e.g., Machine Learning or GPUs) or similar high performance designs.
About The Job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google.

  • Use simulation/emulation/power analysis tools and techniques to ensure power and performance meet defined specifications.
  • Develop, implement, and maintain design blocks or components/part of a hardware product, and integrate design blocks or components/parts to create product subsystems.
  • Engage with Verification and Silicon Validation teams to ensure functionality of the design
  • Provide input on synthesis, timing closure, and Physical Design of digital blocks
  • Take a leadership role on technical project teams and set technical direction.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • San Diego (CA)

On-site
USD 138,000 - 197,000
Bonus target
Equity
Benefits
TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google Inc. • Mountain View (CA)

On-site
USD 118,000 - 197,000
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google • Austin (TX)

On-site
USD 163,000 - 236,000
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity grants
Senior RTL Design Engineer, TPU Compute
Senior RTL Design Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google • Portland (OR)

On-site
USD 163,000 - 236,000
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target (20%)
Benefits package
RTL Design Engineer, TPU Compute
RTL Design Engineer, TPU Compute

Google • Austin (TX)

On-site
USD 138,000 - 197,000