Senior SoC Video Codec Architect

TikTok

San Jose (CA)

On-site

USD 218,000 - 480,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical insurance
Dental insurance
Vision insurance
401(k) plan
Paid time off

Job summary

TikTok is building industry-leading video codec hardware solutions (FPGA and ASIC) to serve billions of users. We seek strong video codec design engineers to design hardware accelerators for advanced encoding and processing.

You will join a fast-growing team spanning algorithm, architecture, software, firmware, and hardware design and verification with a focus on technical excellence. The role involves architectural definition of SoC subsystems, RTL implementation in Verilog/SystemVerilog,

Qualifications

  • Bachelor's degree or higher in Microelectronics, Integrated Circuits, Computer Science, Electrical Engineering, or a related field.
  • 3+ years of experience in digital front-end design.
  • Mastery of Verilog/SystemVerilog and a solid foundation in digital circuits.
  • Proficiency with mainstream front-end EDA tools (e.g., Spyglass, Design Compiler, PrimeTime).
  • Fluent in at least one scripting language (Python, Perl, Tcl, Makefile) for workflow automation.

Responsibilities

  • Architecture Design: Define the architecture of SoC top or subsystems and evaluate Power, Performance, and Area.
  • RTL Implementation: Write high-quality RTL code (Verilog/SystemVerilog) and maintain design documentation.
  • Front-End Quality Control: Perform Lint, CDC, and RDC checks to ensure code quality.
  • Cross-Functional Collaboration: Work with Verification, Backend, and Mid-end teams on synthesis, SDC, STA, and power optimization.
  • Low Power Design: Develop chip low-power strategies using Clock Gating, Power Gating, and UPF flow.

Skills

Verilog/SystemVerilog
Digital front-end design
Scripting languages

Education

Bachelor's degree or higher in Microelectronics, Integrated Circuits, Electrical Engineering, or related field

Tools

Spyglass
Design Compiler
PrimeTime

Job description

TikTok is building industry-leading video codec hardware solutions (FPGA and ASIC) to serve billions of users. We seek strong video codec design engineers to design hardware accelerators for advanced encoding and processing.

You will join a fast-growing team spanning algorithm, architecture, software, firmware, and hardware design and verification with a focus on technical excellence. The role involves architectural definition of SoC subsystems, RTL implementation in Verilog/SystemVerilog,

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC Video Codec RTL Engineer (FPGA/ASIC)
SoC Video Codec RTL Engineer (FPGA/ASIC)

TikTok • San Jose (CA)

On-site
USD 162,000 - 317,000
Senior SoC Verification Engineer, Video Codec Lab
Senior SoC Verification Engineer, Video Codec Lab

TikTok • San Jose (CA)

On-site
USD 218,000 - 480,000
Medical insurance
Dental insurance
Vision insurance
+6
SoC Verification Engineer – FPGA/ASIC
SoC Verification Engineer – FPGA/ASIC

TikTok • San Jose (CA)

On-site
USD 162,000 - 317,000
Health insurance
Dental insurance
Vision insurance
+3
Video Codec ASIC Engineer
Video Codec ASIC Engineer

ByteDance • San Jose (CA)

On-site
USD 162,000 - 317,000
Medical insurance
Dental insurance
Vision insurance
+8
Graduate ASIC Design Engineer – Video Codec Hardware
Graduate ASIC Design Engineer – Video Codec Hardware

Bytedance • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 230,000
Video ASIC Design Engineer: High-Performance Codec IP
Video ASIC Design Engineer: High-Performance Codec IP

Bytedance • San Jose (CA)

On-site
USD 120,000 - 190,000
Video Codec ASIC Engineer (Graduate)
Video Codec ASIC Engineer (Graduate)

Pangle • San Jose (CA)

Hybrid
USD 128,000 - 317,000
ASIC Design Engineer (Video Silicon IP) - Multimedia Lab San Jose Regular
ASIC Design Engineer (Video Silicon IP) - Multimedia Lab San Jose Regular

Bytedance • San Jose (CA)

On-site
USD 120,000 - 190,000
SoC Front-End Digital Design Engineer — Multimedia Lab
SoC Front-End Digital Design Engineer — Multimedia Lab

TikTok • San Jose (CA), Northern (KY)

Hybrid
USD 162,000 - 317,000
ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start Bachelor/Master Graduate - 2027 S[...]
ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start Bachelor/Master Graduate - 2027 S[...]

Bytedance • San Jose (CA), Northern (KY)

On-site
USD 150,000 - 230,000