Senior SoC Physical Design Engineer

Apple Inc.

Seattle (WA)

On-site

USD 150,000 - 210,000

Full time

7 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Apple Inc. in Seattle seeks a seasoned design engineer to own physical implementation of design partitions for a highly complex SOC, from netlist to tapeout, using advanced process technology.

You will collaborate with logic design teams and drive P&R, clock/power distribution, timing closure, and signoff while optimizing Power/Performance/Area and ensuring schedule adherence. Minimum BS and 10+ years of industry experience are required.

Qualifications

  • BS in Electrical Engineering or related field with 10+ years of industry experience.
  • Advanced knowledge of partition-level P&R, timing closure, and verification.
  • Experience with large SOCs (>20M gates) and 1GHz+ frequencies.

Responsibilities

  • Work with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.
  • Complete netlist to GDS2 implementation for partition(s) meeting schedule and design goals.
  • Timing, physical and electrical verification, and driving the signoff closure for the partitions.
  • Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.
  • Drive optimization of PnR partitions, to achieve best Power/Performance/Area.

Skills

Partition-level P&R
Floorplanning
Timing closure
Power distribution
Physical verification
Electrical verification
Process tech awareness
SOC design experience

Education

Bachelor's degree in Electrical/Computer Engineering
Master's degree in Electrical/Electronics/Computer Engineering

Job description

Apple Inc. in Seattle seeks a seasoned design engineer to own physical implementation of design partitions for a highly complex SOC, from netlist to tapeout, using advanced process technology.

You will collaborate with logic design teams and drive P&R, clock/power distribution, timing closure, and signoff while optimizing Power/Performance/Area and ensuring schedule adherence. Minimum BS and 10+ years of industry experience are required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Physical Design & Timing Engineer
SoC Physical Design & Timing Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 170,000
SOC Physical Design Engineer: P&R to Tapeout
SOC Physical Design Engineer: P&R to Tapeout

Apple Inc. • San Diego (CA)

On-site
USD 142,300 - 263,300
RSU awards
Stock purchase at discount
Relocation assistance
+4
Entry-Level SoC Physical Design Engineer
Entry-Level SoC Physical Design Engineer

Apple • Richmond (VA)

Remote
USD 180,000 - 240,000
Health insurance
401(k) with company match
Paid vacation
+1
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Seattle (WA)

On-site
USD 150,000 - 210,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 170,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • United States

On-site
USD 150,000 - 230,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Austin (TX), Northern (KY)

On-site
USD 110,000 - 150,000
Senior SoC Physical Design & Timing Engineer
Senior SoC Physical Design & Timing Engineer

Apple Inc. • Waltham (MA), Northern (KY)

Hybrid
USD 166,000 - 292,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple • Austin (TX)

On-site
USD 180,000 - 280,000
SOC Physical Design Engineer: From Netlist to Tape-out
SOC Physical Design Engineer: From Netlist to Tape-out

Apple • Austin (TX)

On-site
USD 140,000 - 190,000