Senior SoC Physical Design and Electrical Analysis Engineer

Apple Inc.

Austin, Northern (TX, KY)

Hybrid

USD 180,000 - 260,000

Full time

8 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Apple Inc. in Austin, TX is seeking a senior SoC Physical Design Engineer focused on electrical analysis to drive verification at block and chip levels. You will collaborate with CAD/library teams and the implementation group throughout the chip design cycle to plan EM/IR testing and ensure timely tape-out sign-off.

The role requires a BS degree with 10+ years of experience, deep knowledge of low-power design and digital systems, and hands-on use of industry tools for EM and power integrity.

Qualifications

  • BS degree and 10+ years of industry experience.
  • Knowledge of low-power circuit design, computer architecture, and/or digital systems.
  • Familiar with ASIC/AMS physical implementation and SoC full-chip analysis.
  • Proficient with EM/IR and power integrity sign-off concepts.
  • Experience with industry EDA tools: Redhawk, PrimeRail, Voltus, Innovus, Design Compiler, PrimeTime, Tempus.

Responsibilities

  • Perform electrical analyses at block or chip level: Gridcheck, ESD, Static/Dynamic IR, EM, Noise and Signal EM.
  • Collaborate with CAD/library/circuit teams for tech/flow evaluation, bring-up and qualification for SoC.
  • Drive EMIR test planning, analysis support, and sign-off closure for tape-out.
  • Manage schedules and support cross-functional engineering efforts for Apple’s SoC product development.

Skills

Low-power circuit design
Computer architecture
Digital systems
Verification flows
SPICE

Education

Bachelor's degree in a relevant field

Tools

Redhawk
PrimeRail
Voltus
Innovus
Design Compiler
PrimeTime
Tempus

Job description

Apple Inc. in Austin, TX is seeking a senior SoC Physical Design Engineer focused on electrical analysis to drive verification at block and chip levels. You will collaborate with CAD/library teams and the implementation group throughout the chip design cycle to plan EM/IR testing and ensure timely tape-out sign-off.

The role requires a BS degree with 10+ years of experience, deep knowledge of low-power design and digital systems, and hands-on use of industry tools for EM and power integrity.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SoC Physical Design Engineer - Electrical Analysis
Senior SoC Physical Design Engineer - Electrical Analysis

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 308,500
SoC Physical Design & Electrical Analysis Engineer
SoC Physical Design & Electrical Analysis Engineer

Apple Inc. • San Jose (CA)

On-site
USD 120,000 - 180,000
SOC Physical Design Engineer: From Netlist to Tape-out
SOC Physical Design Engineer: From Netlist to Tape-out

Apple • Austin (TX)

On-site
USD 140,000 - 190,000
SoC Physical Design Engineer, Electrical Analysis
SoC Physical Design Engineer, Electrical Analysis

Apple Inc. • San Jose (CA)

On-site
USD 120,000 - 180,000
Senior SoC Physical Design Lead (High-Perf / Low-Power)
Senior SoC Physical Design Lead (High-Perf / Low-Power)

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
Senior SoC Physical Design Engineer
Senior SoC Physical Design Engineer

Apple Inc. • Seattle (WA)

On-site
USD 150,000 - 210,000
SoC Physical Design Engineer, Electrical Analysis
SoC Physical Design Engineer, Electrical Analysis

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 260,000
Physical Design Engineer
Physical Design Engineer

Apple • Austin (TX)

On-site
USD 140,000 - 190,000
SoC Physical Design Engineer, PnR at Apple Inc. Austin, TX
SoC Physical Design Engineer, PnR at Apple Inc. Austin, TX

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
Entry-Level SoC Physical Design Engineer
Entry-Level SoC Physical Design Engineer

Apple • Richmond (VA)

Remote
USD 180,000 - 240,000
Health insurance
401(k) with company match
Paid vacation
+1