Senior RTL Verification Architect

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 210,000 - 390,000

Full time

10 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

401(k) match
Employee stock purchase plan
Medical, dental, and vision plans

Job summary

Cadence Design Systems, Inc. in San Jose seeks a Senior Engineer for the System Verification Group to advance the Xcelium RTL/logic simulator and tackle the next generation of AI and hyperscale chip designs.

You will design, optimize, and lead others in C++ development, RTL/Verilog knowledge, and SDC constraint handling, with a collaborative global team and a strong emphasis on performance.

Qualifications

  • MS in Computer Science or Electrical Engineering with extensive experience (12+ years) or PhD with 10+ years.
  • 10+ years in EDA software development.
  • Strong RTL/Logic Simulation, SDC constraints, and Timing Analysis knowledge.
  • Excellent C/C++ programming and familiarity with SystemVerilog/Verilog.
  • Experience with multi-threaded/concurrent programming.
  • Ability to learn new technologies quickly and adapt to project requirements.

Responsibilities

  • Enhance and support Xcelium RTL/logic simulator engine with new features.
  • Enhance Timing Constraints Verification technology in Xcelium.
  • Design and optimize graph algorithms for multi-billion-node graphs with SDC support.
  • Perform deep-dive bottleneck analysis and optimize performance in C/C++.

Skills

C++
SystemVerilog/Verilog
RTL/Logic Simulation
SDC constraints
Multi-threaded programming
Leadership

Education

MS in Computer Science or Electrical Engineering
PhD in Computer Science or Electrical Engineering

Tools

Verilog/SystemVerilog tooling
SDC tooling

Job description

Cadence Design Systems, Inc. in San Jose seeks a Senior Engineer for the System Verification Group to advance the Xcelium RTL/logic simulator and tackle the next generation of AI and hyperscale chip designs.

You will design, optimize, and lead others in C++ development, RTL/Verilog knowledge, and SDC constraint handling, with a collaborative global team and a strong emphasis on performance.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL/Logic Simulation Architect
Senior RTL/Logic Simulation Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and paid holidays
401(k) with employer match
Employee stock purchase plan
Senior Principal RTL Verification Architect
Senior Principal RTL Verification Architect

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits
Senior EDA Architect: RTL/Logic Verif for Scalable AI Chips
Senior EDA Architect: RTL/Logic Verif for Scalable AI Chips

Cadence • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Senior Principal Software Engineer, RTL/Logic Simulation
Senior Principal Software Engineer, RTL/Logic Simulation

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior RTL/Logic Simulator Architect (C/C++)
Senior RTL/Logic Simulator Architect (C/C++)

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Senior Software Architect
Senior Software Architect

Cadence • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Senior Principal Software Engineer
Senior Principal Software Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Senior Principal Software Engineer
Senior Principal Software Engineer

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits
Senior RTL Design & Verification Engineer — AI-Driven EDA
Senior RTL Design & Verification Engineer — AI-Driven EDA

ScOp Venture Capital LLC. • Santa Barbara (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000
Competitive salary
Equity
Benefits
+1
Senior Software Architect
Senior Software Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and paid holidays
401(k) with employer match
Employee stock purchase plan