Senior Principal Software Engineer

Cadence

San Jose (CA)

On-site

USD 161,000 - 299,000

Full time

4 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Cadence is seeking a Senior Engineer in the System Verification Group in California to advance Xcelium RTL/logic simulation for next‑gen hardware verification. You will architect features, optimize performance in C/C++, and collaborate with a distributed team to deliver high‑quality results.

You will apply deep knowledge of RTL/logic simulation, SDC constraints, and timing analysis, while contributing to robust unit tests and specifications in a fast‑moving environment.

Qualifications

  • MS/PhD in Computer Science or Electrical Engineering required or MS/EE with extensive industry experience.
  • 5+ years of experience in EDA software development.
  • Strong RTL/Logic Simulation and SDC constraints knowledge with Timing Analysis focus.

Responsibilities

  • Enhance and support Xcelium RTL/logic simulator engine with new features.
  • Enhance Timing Constraints Verification technology inside Xcelium.
  • Design and optimize graph algorithms for SDC constraints on large graphs.
  • Analyze bottlenecks and optimize C/C++ code for faster compilation and smaller memory footprint.
  • Collaborate with global team to deliver high-quality results.
  • Write specifications and unit tests for code.

Skills

RTL/Logic Simulation
SDC constraints
Timing Analysis
C/C++
SystemVerilog/Verilog
Multi-threaded programming

Education

MS/PhD in Computer Science or Electrical Engineering

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join the team behind Xcelium, the industry-leading logic simulator, to architect the next generation of hardware verification technology. As a Senior Engineer in the System Verification Group, you will be at the forefront of EDA innovation, evolving the Xcelium simulator to match the staggering complexity of future AI and hyperscale chip designs. You will be part of an innovative, geographically distributed team dedicated to advancing the capabilities of RTL/logic simulation for semiconductor technology. The work environment encourages collaboration, technical excellence, and continuous learning.

Responsibilities
  • Enhance and support Xcelium RTL/logic simulator engine to add new features and extend existing features.
  • Enhance and support Timing Constraints Verification technology used inside Xcelium simulator.
  • The role involves designing, tuning, and innovating graph algorithms involving SDC constraints support on multi‑billion‑node graphs.
  • Conduct deep-dive bottleneck analysis and implement performance optimizations in C/C++ to improve compilation speed and memory footprint.
  • Collaborate with global team members to deliver high-quality results in a distributed environment.
  • Write Specifications and Unit Tests for your code.
Position Requirements/Qualifications
  • MS/PhD in Computer Science or Electrical Engineering.
  • MS in Computer Science or Electrical Engineering with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience
  • 5+ years of experience in EDA software development.
  • Strong background in RTL/Logic Simulation, SDC constraints and Timing Analysis especially path exceptions handling in a STA tool.
  • Excellent programming skills in C/C++ and a deep understanding of SystemVerilog or Verilog.
  • Experience in multi-threaded/ concurrent programming.
  • Ability to quickly learn new technologies and adapt to project requirements.
  • Prior experience with RTL/logic simulation software development is an added plus.

The annual salary range for California is $161,000 to $299,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Software Architect
Senior Software Architect

Cadence • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Senior Principal Software Engineer
Senior Principal Software Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Senior Software Architect
Senior Software Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and paid holidays
401(k) with employer match
Employee stock purchase plan
Senior Principal Software Engineer
Senior Principal Software Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior Software Architect
Senior Software Architect

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 210,000 - 390,000
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans
Senior Principal Software Engineer, RTL/Logic Simulation
Senior Principal Software Engineer, RTL/Logic Simulation

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Sr. Principal Software Engineer, Physical Verification
Sr. Principal Software Engineer, Physical Verification

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Senior EDA Architect: RTL/Logic Verif for Scalable AI Chips
Senior EDA Architect: RTL/Logic Verif for Scalable AI Chips

Cadence • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Principal Software Engineer
Principal Software Engineer

Talentify • Burlington (MA)

On-site
USD 118,000 - 218,000
Bonus
Equity
401(k) plan
+3
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1