An application made for this job — a tailored resume and cover letter that speak straight to the posting.
Cadence is seeking a Senior Engineer in the System Verification Group in California to advance Xcelium RTL/logic simulation for next‑gen hardware verification. You will architect features, optimize performance in C/C++, and collaborate with a distributed team to deliver high‑quality results.
You will apply deep knowledge of RTL/logic simulation, SDC constraints, and timing analysis, while contributing to robust unit tests and specifications in a fast‑moving environment.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join the team behind Xcelium, the industry-leading logic simulator, to architect the next generation of hardware verification technology. As a Senior Engineer in the System Verification Group, you will be at the forefront of EDA innovation, evolving the Xcelium simulator to match the staggering complexity of future AI and hyperscale chip designs. You will be part of an innovative, geographically distributed team dedicated to advancing the capabilities of RTL/logic simulation for semiconductor technology. The work environment encourages collaboration, technical excellence, and continuous learning.
The annual salary range for California is $161,000 to $299,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.