Senior Software Architect

Cadence Design Systems

San Jose (CA)

On-site

USD 210,000 - 390,000

Full time

2 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Paid vacation and paid holidays
401(k) with employer match
Employee stock purchase plan

Job summary

Cadence Design Systems in California is seeking a Senior Engineer for the System Verification Group to advance the Xcelium RTL/logic simulator and tackle the growing complexity of AI and hyperscale chip designs.

You will join a geographically distributed team, lead junior engineers, and contribute to timing analysis and graph algorithms; strong C++ and SystemVerilog skills are essential, with deep expertise in RTL/logic simulation.

Qualifications

  • MS in Computer Science or Electrical Engineering with a minimum of 12 years of experience OR PhD with a minimum of 10 years of experience.
  • 10+ years of experience in EDA software development, RTL/Logic Simulation, and SDC constraints.
  • Excellent programming skills in C/C++ and a deep understanding of SystemVerilog or Verilog; experience with multi-threaded programming.

Responsibilities

  • Enhance and support Xcelium RTL/logic simulator engine to add new features and extend existing features.
  • Design, tuning, and innovation of graph algorithms involving SDC constraints on multi‑billion‑node graphs.
  • Conduct deep-dive bottleneck analysis and implement performance optimizations in C/C++ to improve compilation speed and memory footprint.
  • Lead junior engineers and collaborate with global team members to deliver high-quality results in a distributed environment.
  • Write Specifications and Unit Tests for your code.

Skills

C++
SystemVerilog/Verilog
Multithreaded programming
Performance optimization
Leadership

Education

MS in Computer Science or Electrical Engineering
PhD with 10+ years

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join the team behind Xcelium, the industry-leading logic simulator, to architect the next generation of hardware verification technology. As a Senior Engineer in the System Verification Group, you will be at the forefront of EDA innovation, evolving the Xcelium simulator to meet the staggering complexity of future AI and hyperscale chip designs. You will be part of an innovative, geographically distributed team dedicated to advancing the capabilities of RTL/logic simulation for semiconductor technology. The work environment encourages collaboration, technical excellence, and continuous learning. We are looking for experienced C++ software engineers who thrive on "impossible" scaling challenges and want to invent the algorithms that will power tomorrow’s silicon.

Responsibilities

Enhance and support Xcelium RTL/logic simulator engine to add new features and extend existing features. Enhance and support Timing Constraints Verification technology used inside Xcelium simulator. The role involves designing, tuning, and innovating graph algorithms involving SDC constraints support on multi‑billion‑node graphs. Conduct deep-dive bottleneck analysis and implement performance optimizations in C/C++ to improve compilation speed and memory footprint. Lead junior engineers and collaborate with global team members to deliver high-quality results in a distributed environment. Contribute to technical discussions, code reviews, and process improvements. Write Specifications and Unit Tests for your code.

Position Requirements/Qualifications

MS in Computer Science or Electrical Engineering with a minimum of 12 years of experience OR PhD with a minimum of 10 years of experience 10+ years of experience in EDA software development. Strong background in RTL/Logic Simulation, SDC constraints and Timing Analysis especially path exceptions handling in a STA tool. Excellent programming skills in C/C++ and a deep understanding of SystemVerilog or Verilog. Experience in multi-threaded/ concurrent programming. Ability to quickly learn new technologies and adapt to project requirements. Prior experience with RTL/logic simulation software development is an added plus.

The annual salary range for California is $210,000 to $390,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

  • Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Principal Software Engineer
Senior Principal Software Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Senior Software Architect
Senior Software Architect

RiseMe • San Jose (CA)

On-site
USD 210,000 - 390,000
PTO & Holidays
401(k) with match
Stock purchase plan
+1
Senior Principal Software Engineer
Senior Principal Software Engineer

RiseMe • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits package
+2
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

Hybrid
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Sr. Principal Software Engineer, Physical Verification
Sr. Principal Software Engineer, Physical Verification

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Lead C++ Software Engineer
Lead C++ Software Engineer

Cadence Design Systems • New Jersey

On-site
USD 102,000 - 189,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 158,000 - 293,000
Paid vacation
401(k) match
Employee stock purchase plan
+1
Director, System Engineering & Integration
Director, System Engineering & Integration

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1
Customer Engagement Architect
Customer Engagement Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Lead Software Engineer
Lead Software Engineer

Cadence Design Systems • San Jose (CA), Northern (KY)

On-site
USD 115,000 - 213,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1